{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:52Z","timestamp":1772724832063,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":68,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T00:00:00Z","timestamp":1688947200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["456967092"],"award-info":[{"award-number":["456967092"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1814406, CNS-2026913"],"award-info":[{"award-number":["CNS-1814406, CNS-2026913"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Bundesministerium f\u00fcr Bildung und Forschung","award":["FKZ 16ME0234"],"award-info":[{"award-number":["FKZ 16ME0234"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,7,10]]},"DOI":"10.1145\/3579856.3582838","type":"proceedings-article","created":{"date-parts":[[2023,7,5]],"date-time":"2023-07-05T14:52:13Z","timestamp":1688568733000},"page":"827-840","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["IOTLB-SC: An Accelerator-Independent Leakage Source in Modern Cloud Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9018-4226","authenticated-orcid":false,"given":"Thore","family":"Tiemann","sequence":"first","affiliation":[{"name":"University of L\u00fcbeck, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8594-5390","authenticated-orcid":false,"given":"Zane","family":"Weissman","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1116-6973","authenticated-orcid":false,"given":"Thomas","family":"Eisenbarth","sequence":"additional","affiliation":[{"name":"University of L\u00fcbeck, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5404-5368","authenticated-orcid":false,"given":"Berk","family":"Sunar","sequence":"additional","affiliation":[{"name":"Worcester Polytechnic Institute, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2023,7,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Alibaba Cloud. 2019. FPGA-based compute-optimized instance families. https:\/\/www.alibabacloud.com\/help\/doc-detail\/108504.html Access: 2019-10-15.  Alibaba Cloud. 2019. FPGA-based compute-optimized instance families. https:\/\/www.alibabacloud.com\/help\/doc-detail\/108504.html Access: 2019-10-15."},{"key":"e_1_3_2_1_2_1","unstructured":"Alibaba Cloud ECS. 2020. Introducing the Sixth Generation of Alibaba Cloud\u2019s Elastic Compute Service. https:\/\/www.alibabacloud.com\/blog\/introducing-the-sixth-generation-of-alibaba-clouds-elastic-compute-service_595716 Access: 2022-01-31.  Alibaba Cloud ECS. 2020. Introducing the Sixth Generation of Alibaba Cloud\u2019s Elastic Compute Service. https:\/\/www.alibabacloud.com\/blog\/introducing-the-sixth-generation-of-alibaba-clouds-elastic-compute-service_595716 Access: 2022-01-31."},{"key":"e_1_3_2_1_3_1","volume-title":"Verifying Constant-Time Implementations. In USENIX Security Symposium. USENIX Association, 53\u201370","author":"Almeida Jos\u00e9\u00a0Bacelar","year":"2016","unstructured":"Jos\u00e9\u00a0Bacelar Almeida , Manuel Barbosa , Gilles Barthe , Fran\u00e7ois Dupressoir , and Michael Emmi . 2016 . Verifying Constant-Time Implementations. In USENIX Security Symposium. USENIX Association, 53\u201370 . Jos\u00e9\u00a0Bacelar Almeida, Manuel Barbosa, Gilles Barthe, Fran\u00e7ois Dupressoir, and Michael Emmi. 2016. Verifying Constant-Time Implementations. In USENIX Security Symposium. USENIX Association, 53\u201370."},{"key":"e_1_3_2_1_4_1","unstructured":"Amazon AWS. 2017. Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/ Access: 2019-10-12.  Amazon AWS. 2017. Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/ Access: 2019-10-12."},{"key":"e_1_3_2_1_5_1","unstructured":"Amazon AWS. 2018. AWS Nitro System. https:\/\/aws.amazon.com\/de\/ec2\/nitro\/ Access: 2022-01-31.  Amazon AWS. 2018. AWS Nitro System. https:\/\/aws.amazon.com\/de\/ec2\/nitro\/ Access: 2022-01-31."},{"key":"e_1_3_2_1_6_1","volume-title":"AMD","author":"Virtualization AMD","unstructured":"AMD 2021. AMD I\/O Virtualization Technology (IOMMU) Specification (3.06-pub ed.). AMD . AMD 2021. AMD I\/O Virtualization Technology (IOMMU) Specification (3.06-pub ed.). AMD."},{"key":"e_1_3_2_1_7_1","unstructured":"AMD. 2022. Offering Unmatched Performance Leadership Energy Efficiency and Next-Generation Architecture AMD Brings 4th Gen AMD EPYC Processors to The Modern Data Center. https:\/\/ir.amd.com\/news-events\/press-releases\/detail\/1100\/offering-unmatched-performance-leadership-energy Access: 2022-12-04.  AMD. 2022. Offering Unmatched Performance Leadership Energy Efficiency and Next-Generation Architecture AMD Brings 4th Gen AMD EPYC Processors to The Modern Data Center. https:\/\/ir.amd.com\/news-events\/press-releases\/detail\/1100\/offering-unmatched-performance-leadership-energy Access: 2022-12-04."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Gilles Barthe Gustavo Betarte Juan\u00a0Diego Campo Carlos\u00a0Daniel Luna and David Pichardie. 2014. System-level Non-interference for Constant-time Cryptography. In CCS. ACM 1267\u20131279.  Gilles Barthe Gustavo Betarte Juan\u00a0Diego Campo Carlos\u00a0Daniel Luna and David Pichardie. 2014. System-level Non-interference for Constant-time Cryptography. In CCS. ACM 1267\u20131279.","DOI":"10.1145\/2660267.2660283"},{"key":"e_1_3_2_1_9_1","volume-title":"ESORICS (1)(LNCS, Vol.\u00a010492)","author":"Blazy Sandrine","unstructured":"Sandrine Blazy , David Pichardie , and Alix Trieu . 2017. Verifying Constant-Time Implementations by Abstract Interpretation . In ESORICS (1)(LNCS, Vol.\u00a010492) . Springer , 260\u2013277. Sandrine Blazy, David Pichardie, and Alix Trieu. 2017. Verifying Constant-Time Implementations by Abstract Interpretation. In ESORICS (1)(LNCS, Vol.\u00a010492). Springer, 260\u2013277."},{"key":"e_1_3_2_1_10_1","volume-title":"USENIX Security Symposium. USENIX Association, 3917\u20133934","author":"Borrello Pietro","year":"2022","unstructured":"Pietro Borrello , Andreas Kogler , Martin Schwarzl , Moritz Lipp , Daniel Gruss , and Michael Schwarz . 2022 . \u00c6PIC Leak: Architecturally Leaking Uninitialized Data from the Microarchitecture . In USENIX Security Symposium. USENIX Association, 3917\u20133934 . Pietro Borrello, Andreas Kogler, Martin Schwarzl, Moritz Lipp, Daniel Gruss, and Michael Schwarz. 2022. \u00c6PIC Leak: Architecturally Leaking Uninitialized Data from the Microarchitecture. In USENIX Security Symposium. USENIX Association, 3917\u20133934."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/293347.293350"},{"key":"e_1_3_2_1_12_1","volume-title":"Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks","author":"Cojocar Lucian","unstructured":"Lucian Cojocar , Kaveh Razavi , Cristiano Giuffrida , and Herbert Bos . 2019. Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks . In IEEE S&P. IEEE , 55\u201371. Lucian Cojocar, Kaveh Razavi, Cristiano Giuffrida, and Herbert Bos. 2019. Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks. In IEEE S&P. IEEE, 55\u201371."},{"key":"e_1_3_2_1_13_1","volume-title":"USENIX Security Symposium. USENIX Association, 51\u201367","author":"Disselkoen Craig","year":"2017","unstructured":"Craig Disselkoen , David Kohlbrenner , Leo Porter , and Dean\u00a0 M. Tullsen . 2017 . Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX . In USENIX Security Symposium. USENIX Association, 51\u201367 . Craig Disselkoen, David Kohlbrenner, Leo Porter, and Dean\u00a0M. Tullsen. 2017. Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX. In USENIX Security Symposium. USENIX Association, 51\u201367."},{"key":"e_1_3_2_1_14_1","volume-title":"Azure Accelerated Networking: SmartNICs in the Public Cloud","author":"Firestone Daniel","unstructured":"Daniel Firestone , Andrew Putnam , Sambrama Mundkur , Derek Chiou , Alireza Dabagh , Mike Andrewartha , Hari Angepat , Vivek Bhanu , Adrian\u00a0 M. Caulfield , Eric\u00a0 S. Chung , Harish\u00a0Kumar Chandrappa , Somesh Chaturmohta , Matt Humphrey , Jack Lavier , Norman Lam , Fengfen Liu , Kalin Ovtcharov , Jitu Padhye , Gautham Popuri , Shachar Raindel , Tejas Sapre , Mark Shaw , Gabriel Silva , Madhan Sivakumar , Nisheeth Srivastava , Anshuman Verma , Qasim Zuhair , Deepak Bansal , Doug Burger , Kushagra Vaid , David\u00a0 A. Maltz , and Albert\u00a0 G. Greenberg . 2018. Azure Accelerated Networking: SmartNICs in the Public Cloud . In NSDI. USENIX Association , 51\u201366. Daniel Firestone, Andrew Putnam, Sambrama Mundkur, Derek Chiou, Alireza Dabagh, Mike Andrewartha, Hari Angepat, Vivek Bhanu, Adrian\u00a0M. Caulfield, Eric\u00a0S. Chung, Harish\u00a0Kumar Chandrappa, Somesh Chaturmohta, Matt Humphrey, Jack Lavier, Norman Lam, Fengfen Liu, Kalin Ovtcharov, Jitu Padhye, Gautham Popuri, Shachar Raindel, Tejas Sapre, Mark Shaw, Gabriel Silva, Madhan Sivakumar, Nisheeth Srivastava, Anshuman Verma, Qasim Zuhair, Deepak Bansal, Doug Burger, Kushagra Vaid, David\u00a0A. Maltz, and Albert\u00a0G. Greenberg. 2018. Azure Accelerated Networking: SmartNICs in the Public Cloud. In NSDI. USENIX Association, 51\u201366."},{"key":"e_1_3_2_1_15_1","volume-title":"Grand Pwning Unit: Accelerating Microarchitectural Attacks with the GPU","author":"Frigo Pietro","unstructured":"Pietro Frigo , Cristiano Giuffrida , Herbert Bos , and Kaveh Razavi . 2018. Grand Pwning Unit: Accelerating Microarchitectural Attacks with the GPU . In IEEE S&P. IEEE , 195\u2013210. Pietro Frigo, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2018. Grand Pwning Unit: Accelerating Microarchitectural Attacks with the GPU. In IEEE S&P. IEEE, 195\u2013210."},{"key":"e_1_3_2_1_16_1","volume-title":"Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi.","author":"Frigo Pietro","year":"2020","unstructured":"Pietro Frigo , Emanuele Vannacci , Hasan Hassan , Victor van\u00a0der Veen , Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2020 . TRRespass: Exploiting the Many Sides of Target Row Refresh. In IEEE S&P. IEEE , 747\u2013762. Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van\u00a0der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2020. TRRespass: Exploiting the Many Sides of Target Row Refresh. In IEEE S&P. IEEE, 747\u2013762."},{"key":"e_1_3_2_1_17_1","unstructured":"Silvia\u00a0E. Gianelli. 2017. Xilinx Announces General Availability of Virtex UltraScale+ FPGAs in Amazon EC2 F1 Instances. https:\/\/www.xilinx.com\/news\/press\/2017\/xilinx-announces-general-availability-of-virtex-ultrascale-fpgas-in-amazon-ec2-f1-instances.html Access: 2019-10-15.  Silvia\u00a0E. Gianelli. 2017. Xilinx Announces General Availability of Virtex UltraScale+ FPGAs in Amazon EC2 F1 Instances. https:\/\/www.xilinx.com\/news\/press\/2017\/xilinx-announces-general-availability-of-virtex-ultrascale-fpgas-in-amazon-ec2-f1-instances.html Access: 2019-10-15."},{"key":"e_1_3_2_1_18_1","volume-title":"Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium. USENIX Association, 955\u2013972","author":"Gras Ben","year":"2018","unstructured":"Ben Gras , Kaveh Razavi , Herbert Bos , and Cristiano Giuffrida . 2018 . Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium. USENIX Association, 955\u2013972 . Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium. USENIX Association, 955\u2013972."},{"key":"e_1_3_2_1_19_1","volume-title":"ASLR on the Line: Practical Cache Attacks on the MMU","author":"Gras Ben","unstructured":"Ben Gras , Kaveh Razavi , Erik Bosman , Herbert Bos , and Cristiano Giuffrida . 2017. ASLR on the Line: Practical Cache Attacks on the MMU . In NDSS. The Internet Society . Ben Gras, Kaveh Razavi, Erik Bosman, Herbert Bos, and Cristiano Giuffrida. 2017. ASLR on the Line: Practical Cache Attacks on the MMU. In NDSS. The Internet Society."},{"key":"e_1_3_2_1_20_1","volume-title":"USENIX Security Symposium. USENIX Association, 217\u2013233","author":"Gruss Daniel","year":"2017","unstructured":"Daniel Gruss , Julian Lettner , Felix Schuster , Olga Ohrimenko , Istv\u00e1n Haller , and Manuel Costa . 2017 . Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory . In USENIX Security Symposium. USENIX Association, 217\u2013233 . Daniel Gruss, Julian Lettner, Felix Schuster, Olga Ohrimenko, Istv\u00e1n Haller, and Manuel Costa. 2017. Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory. In USENIX Security Symposium. USENIX Association, 217\u2013233."},{"key":"e_1_3_2_1_21_1","volume-title":"DIMVA(LNCS, Vol.\u00a09721)","author":"Gruss Daniel","unstructured":"Daniel Gruss , Cl\u00e9mentine Maurice , Klaus Wagner , and Stefan Mangard . 2016. Flush+Flush : A Fast and Stealthy Cache Attack . In DIMVA(LNCS, Vol.\u00a09721) . Springer , 279\u2013299. Daniel Gruss, Cl\u00e9mentine Maurice, Klaus Wagner, and Stefan Mangard. 2016. Flush+Flush: A Fast and Stealthy Cache Attack. In DIMVA(LNCS, Vol.\u00a09721). Springer, 279\u2013299."},{"key":"e_1_3_2_1_22_1","volume-title":"ESORICS (2)(LNCS, Vol.\u00a012309)","author":"Hayata Junichiro","unstructured":"Junichiro Hayata , Jacob C.\u00a0N. Schuldt , Goichiro Hanaoka , and Kanta Matsuura . 2020. On Private Information Retrieval Supporting Range Queries . In ESORICS (2)(LNCS, Vol.\u00a012309) . Springer , 674\u2013694. Junichiro Hayata, Jacob C.\u00a0N. Schuldt, Goichiro Hanaoka, and Kanta Matsuura. 2020. On Private Information Retrieval Supporting Range Queries. In ESORICS (2)(LNCS, Vol.\u00a012309). Springer, 674\u2013694."},{"key":"e_1_3_2_1_23_1","volume-title":"Practical Timing Side Channel Attacks against Kernel Space ASLR","author":"Hund Ralf","unstructured":"Ralf Hund , Carsten Willems , and Thorsten Holz . 2013. Practical Timing Side Channel Attacks against Kernel Space ASLR . In IEEE S&P. IEEE , 191\u2013205. Ralf Hund, Carsten Willems, and Thorsten Holz. 2013. Practical Timing Side Channel Attacks against Kernel Space ASLR. In IEEE S&P. IEEE, 191\u2013205."},{"key":"e_1_3_2_1_24_1","volume-title":"COSADE(LNCS, Vol.\u00a09689)","author":"Inci Mehmet\u00a0Sinan","unstructured":"Mehmet\u00a0Sinan Inci , Berk G\u00fclmezoglu , Thomas Eisenbarth , and Berk Sunar . 2016. Co-location Detection on the Cloud . In COSADE(LNCS, Vol.\u00a09689) . Springer , 19\u201334. Mehmet\u00a0Sinan Inci, Berk G\u00fclmezoglu, Thomas Eisenbarth, and Berk Sunar. 2016. Co-location Detection on the Cloud. In COSADE(LNCS, Vol.\u00a09689). Springer, 19\u201334."},{"key":"e_1_3_2_1_25_1","volume-title":"CHES(LNCS, Vol.\u00a09813)","author":"Inci Mehmet\u00a0Sinan","unstructured":"Mehmet\u00a0Sinan Inci , Berk G\u00fclmezoglu , Gorka Irazoqui , Thomas Eisenbarth , and Berk Sunar . 2016. Cache Attacks Enable Bulk Key Recovery on the Cloud . In CHES(LNCS, Vol.\u00a09813) . Springer , 368\u2013388. Mehmet\u00a0Sinan Inci, Berk G\u00fclmezoglu, Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. 2016. Cache Attacks Enable Bulk Key Recovery on the Cloud. In CHES(LNCS, Vol.\u00a09813). Springer, 368\u2013388."},{"key":"e_1_3_2_1_26_1","volume-title":"Intel Data Direct I\/O Technology (Intel DDIO): A Primer (1 ed.)","author":"Intel Corporation 2012.","unstructured":"Intel Corporation 2012. Intel Data Direct I\/O Technology (Intel DDIO): A Primer (1 ed.) . Intel Corporation . Intel Corporation 2012. Intel Data Direct I\/O Technology (Intel DDIO): A Primer (1 ed.). Intel Corporation."},{"key":"e_1_3_2_1_27_1","volume-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual","author":"Intel Corporation 2016.","unstructured":"Intel Corporation 2016. Intel 64 and IA-32 Architectures Optimization Reference Manual . Intel Corporation . Intel Corporation 2016. Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel Corporation."},{"key":"e_1_3_2_1_28_1","volume-title":"Intel Virtualization Technology for Directed I\/O \u2013 Architecture Specification (3.1 ed.)","author":"Intel Corporation 2019.","unstructured":"Intel Corporation 2019. Intel Virtualization Technology for Directed I\/O \u2013 Architecture Specification (3.1 ed.) . Intel Corporation . Intel Corporation 2019. Intel Virtualization Technology for Directed I\/O \u2013 Architecture Specification (3.1 ed.). Intel Corporation."},{"key":"e_1_3_2_1_29_1","volume-title":"Systematic Reverse Engineering of Cache Slice Selection in Intel Processors","author":"Irazoqui Gorka","unstructured":"Gorka Irazoqui , Thomas Eisenbarth , and Berk Sunar . 2015. Systematic Reverse Engineering of Cache Slice Selection in Intel Processors . In DSD. IEEE , 629\u2013636. Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. 2015. Systematic Reverse Engineering of Cache Slice Selection in Intel Processors. In DSD. IEEE, 629\u2013636."},{"key":"e_1_3_2_1_30_1","volume-title":"Timing-based side-channel attack and mitigation on PCIe connected distributed embedded systems","author":"Khaliq Salman\u00a0Abdul","unstructured":"Salman\u00a0Abdul Khaliq , Usman Ali , and Omer Khan . 2021. Timing-based side-channel attack and mitigation on PCIe connected distributed embedded systems . In HPEC. IEEE , 1\u20137. Salman\u00a0Abdul Khaliq, Usman Ali, and Omer Khan. 2021. Timing-based side-channel attack and mitigation on PCIe connected distributed embedded systems. In HPEC. IEEE, 1\u20137."},{"key":"e_1_3_2_1_31_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher , Jann Horn , Anders Fogh , Daniel Genkin , Daniel Gruss , Werner Haas , Mike Hamburg , Moritz Lipp , Stefan Mangard , Thomas Prescher , Michael Schwarz , and Yuval Yarom . 2019 . Spectre Attacks: Exploiting Speculative Execution . In IEEE S&P. IEEE , 1\u201319. Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In IEEE S&P. IEEE, 1\u201319."},{"key":"e_1_3_2_1_32_1","volume-title":"NetCAT: Practical Cache Attacks from the Network","author":"Kurth Michael","unstructured":"Michael Kurth , Ben Gras , Dennis Andriesse , Cristiano Giuffrida , Herbert Bos , and Kaveh Razavi . 2020. NetCAT: Practical Cache Attacks from the Network . In IEEE S&P. IEEE , 20\u201338. Michael Kurth, Ben Gras, Dennis Andriesse, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2020. NetCAT: Practical Cache Attacks from the Network. In IEEE S&P. IEEE, 20\u201338."},{"key":"e_1_3_2_1_33_1","volume-title":"Computationally-Private Information Retrieval","author":"Kushilevitz Eyal","unstructured":"Eyal Kushilevitz and Rafail Ostrovsky . 1997. Replication is NOT Needed: SINGLE Database , Computationally-Private Information Retrieval . In FOCS. IEEE , 364\u2013373. Eyal Kushilevitz and Rafail Ostrovsky. 1997. Replication is NOT Needed: SINGLE Database, Computationally-Private Information Retrieval. In FOCS. IEEE, 364\u2013373."},{"key":"e_1_3_2_1_34_1","volume-title":"USENIX Security Symposium. USENIX Association, 973\u2013990","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , Yuval Yarom , and Mike Hamburg . 2018 . Meltdown: Reading Kernel Memory from User Space . In USENIX Security Symposium. USENIX Association, 973\u2013990 . Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In USENIX Security Symposium. USENIX Association, 973\u2013990."},{"key":"e_1_3_2_1_35_1","volume-title":"CATalyst: Defeating last-level cache side channel attacks in cloud computing","author":"Liu Fangfei","unstructured":"Fangfei Liu , Qian Ge , Yuval Yarom , Frank McKeen , Carlos\u00a0 V. Rozas , Gernot Heiser , and Ruby\u00a0 B. Lee . 2016. CATalyst: Defeating last-level cache side channel attacks in cloud computing . In HPCA. IEEE , 406\u2013418. Fangfei Liu, Qian Ge, Yuval Yarom, Frank McKeen, Carlos\u00a0V. Rozas, Gernot Heiser, and Ruby\u00a0B. Lee. 2016. CATalyst: Defeating last-level cache side channel attacks in cloud computing. In HPCA. IEEE, 406\u2013418."},{"key":"e_1_3_2_1_36_1","volume-title":"Last-Level Cache Side-Channel Attacks are Practical","author":"Liu Fangfei","unstructured":"Fangfei Liu , Yuval Yarom , Qian Ge , Gernot Heiser , and Ruby\u00a0 B. Lee . 2015. Last-Level Cache Side-Channel Attacks are Practical . In IEEE S&P. IEEE , 605\u2013622. Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby\u00a0B. Lee. 2015. Last-Level Cache Side-Channel Attacks are Practical. In IEEE S&P. IEEE, 605\u2013622."},{"key":"e_1_3_2_1_37_1","volume-title":"\u00a0M. Watson","author":"Markettos Theodore","year":"2019","unstructured":"A.\u00a0 Theodore Markettos , Colin Rothwell , Brett\u00a0 F. Gutstein , Allison Pearce , Peter\u00a0 G. Neumann , Simon\u00a0 W. Moore , and Robert N . \u00a0M. Watson . 2019 . Thunderclap : Exploring Vulnerabilities in Operating System IOMMU Protection via DMA from Untrustworthy Peripherals. In NDSS. The Internet Society . A.\u00a0Theodore Markettos, Colin Rothwell, Brett\u00a0F. Gutstein, Allison Pearce, Peter\u00a0G. Neumann, Simon\u00a0W. Moore, and Robert N.\u00a0M. Watson. 2019. Thunderclap: Exploring Vulnerabilities in Operating System IOMMU Protection via DMA from Untrustworthy Peripherals. In NDSS. The Internet Society."},{"key":"e_1_3_2_1_38_1","volume-title":"Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud","author":"Maurice Cl\u00e9mentine","unstructured":"Cl\u00e9mentine Maurice , Manuel Weber , Michael Schwarz , Lukas Giner , Daniel Gruss , Carlo\u00a0Alberto Boano , Stefan Mangard , and Kay R\u00f6mer . 2017. Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud . In NDSS. The Internet Society . Cl\u00e9mentine Maurice, Manuel Weber, Michael Schwarz, Lukas Giner, Daniel Gruss, Carlo\u00a0Alberto Boano, Stefan Mangard, and Kay R\u00f6mer. 2017. Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud. In NDSS. The Internet Society."},{"key":"e_1_3_2_1_39_1","unstructured":"MITRE. 2018. CVE-2018-12126. Available from MITRE CVE-ID CVE-2018-12126. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2018-12126 Access: 2022-09-01.  MITRE. 2018. CVE-2018-12126. Available from MITRE CVE-ID CVE-2018-12126. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2018-12126 Access: 2022-09-01."},{"key":"e_1_3_2_1_40_1","unstructured":"MITRE. 2018. CVE-2018-12127. Available from MITRE CVE-ID CVE-2018-12127. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2018-12127 Access: 2022-09-01.  MITRE. 2018. CVE-2018-12127. Available from MITRE CVE-ID CVE-2018-12127. https:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2018-12127 Access: 2022-09-01."},{"key":"e_1_3_2_1_41_1","volume-title":"Bypassing IOMMU Protection against I\/O Attacks","author":"Morgan Beno\u00eet","unstructured":"Beno\u00eet Morgan , Eric Alata , Vincent Nicomette , and Mohamed Ka\u00e2niche . 2016. Bypassing IOMMU Protection against I\/O Attacks . In LADC. IEEE , 145\u2013150. Beno\u00eet Morgan, Eric Alata, Vincent Nicomette, and Mohamed Ka\u00e2niche. 2016. Bypassing IOMMU Protection against I\/O Attacks. In LADC. IEEE, 145\u2013150."},{"key":"e_1_3_2_1_42_1","article-title":"IOMMU protection against I\/O attacks: a vulnerability and a proof of concept","volume":"24","author":"Morgan Beno\u00eet","year":"2018","unstructured":"Beno\u00eet Morgan , Eric Alata , Vincent Nicomette , and Mohamed Ka\u00e2niche . 2018 . IOMMU protection against I\/O attacks: a vulnerability and a proof of concept . J. Braz. Comput. Soc. 24 , 1 (2018), 2:1\u20132:11. Beno\u00eet Morgan, Eric Alata, Vincent Nicomette, and Mohamed Ka\u00e2niche. 2018. IOMMU protection against I\/O attacks: a vulnerability and a proof of concept. J. Braz. Comput. Soc. 24, 1 (2018), 2:1\u20132:11.","journal-title":"J. Braz. Comput. Soc."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"crossref","unstructured":"Rolf Neugebauer Gianni Antichi Jos\u00e9\u00a0Fernando Zazo Yury Audzevich Sergio L\u00f3pez-Buedo and Andrew\u00a0W. Moore. 2018. Understanding PCIe performance for end host networking. In SIGCOMM. ACM 327\u2013341.  Rolf Neugebauer Gianni Antichi Jos\u00e9\u00a0Fernando Zazo Yury Audzevich Sergio L\u00f3pez-Buedo and Andrew\u00a0W. Moore. 2018. Understanding PCIe performance for end host networking. In SIGCOMM. ACM 327\u2013341.","DOI":"10.1145\/3230543.3230560"},{"key":"e_1_3_2_1_44_1","unstructured":"Khang\u00a0T. Nguyen. 2016. Usage Models for Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family.  Khang\u00a0T. Nguyen. 2016. Usage Models for Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"Yossef Oren Vasileios\u00a0P. Kemerlis Simha Sethumadhavan and Angelos\u00a0D. Keromytis. 2015. The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications. In CCS. ACM 1406\u20131418.  Yossef Oren Vasileios\u00a0P. Kemerlis Simha Sethumadhavan and Angelos\u00a0D. Keromytis. 2015. The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications. In CCS. ACM 1406\u20131418.","DOI":"10.1145\/2810103.2813708"},{"key":"e_1_3_2_1_46_1","volume-title":"CT-RSA(LNCS, Vol.\u00a03860)","author":"Osvik Dag\u00a0Arne","unstructured":"Dag\u00a0Arne Osvik , Adi Shamir , and Eran Tromer . 2006. Cache Attacks and Countermeasures: The Case of AES . In CT-RSA(LNCS, Vol.\u00a03860) . Springer , 1\u201320. Dag\u00a0Arne Osvik, Adi Shamir, and Eran Tromer. 2006. Cache Attacks and Countermeasures: The Case of AES. In CT-RSA(LNCS, Vol.\u00a03860). Springer, 1\u201320."},{"key":"e_1_3_2_1_47_1","unstructured":"PCI Express Base Specification. PCI-SIG. Rev. 2006 2 0"},{"key":"e_1_3_2_1_48_1","unstructured":"Address Translation Services. PCI-SIG. Rev. 2009 1 1"},{"key":"e_1_3_2_1_49_1","volume-title":"Security analysis of hybrid Intel CPU\/FPGA platforms using IOMMUs against I\/O attacks. Master\u2019s thesis","author":"Peglow Christoph","unstructured":"Christoph Peglow . 2020. Security analysis of hybrid Intel CPU\/FPGA platforms using IOMMUs against I\/O attacks. Master\u2019s thesis . University of L\u00fcbeck. Christoph Peglow. 2020. Security analysis of hybrid Intel CPU\/FPGA platforms using IOMMUs against I\/O attacks. Master\u2019s thesis. University of L\u00fcbeck."},{"key":"e_1_3_2_1_50_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security Symposium. USENIX Association, 565\u2013581","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl , Daniel Gruss , Cl\u00e9mentine Maurice , Michael Schwarz , and Stefan Mangard . 2016 . DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security Symposium. USENIX Association, 565\u2013581 . Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In USENIX Security Symposium. USENIX Association, 565\u2013581."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"Antoon Purnal Furkan Turan and Ingrid Verbauwhede. 2021. Prime+Scope: Overcoming the Observer Effect for High-Precision Cache Contention Attacks. In CCS. ACM 2906\u20132920.  Antoon Purnal Furkan Turan and Ingrid Verbauwhede. 2021. Prime+Scope: Overcoming the Observer Effect for High-Precision Cache Contention Attacks. In CCS. ACM 2906\u20132920.","DOI":"10.1145\/3460120.3484816"},{"key":"e_1_3_2_1_52_1","volume-title":"Double Trouble: Combined Heterogeneous Attacks on Non-Inclusive Cache Hierarchies. In USENIX Security Symposium. USENIX Association, 3647\u20133664","author":"Purnal Antoon","year":"2022","unstructured":"Antoon Purnal , Furkan Turan , and Ingrid Verbauwhede . 2022 . Double Trouble: Combined Heterogeneous Attacks on Non-Inclusive Cache Hierarchies. In USENIX Security Symposium. USENIX Association, 3647\u20133664 . Antoon Purnal, Furkan Turan, and Ingrid Verbauwhede. 2022. Double Trouble: Combined Heterogeneous Attacks on Non-Inclusive Cache Hierarchies. In USENIX Security Symposium. USENIX Association, 3647\u20133664."},{"key":"e_1_3_2_1_53_1","unstructured":"RedHat Inc. 2014. \/sys\/class\/iommu\/<iommu>\/devices\/. RedHat Inc. https:\/\/www.kernel.org\/doc\/Documentation\/ABI\/testing\/sysfs-class-iommu  RedHat Inc. 2014. \/sys\/class\/iommu\/<iommu>\/devices\/. RedHat Inc. https:\/\/www.kernel.org\/doc\/Documentation\/ABI\/testing\/sysfs-class-iommu"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Thomas Ristenpart Eran Tromer Hovav Shacham and Stefan Savage. 2009. Hey you get off of my cloud: exploring information leakage in third-party compute clouds. In CCS. ACM 199\u2013212.  Thomas Ristenpart Eran Tromer Hovav Shacham and Stefan Savage. 2009. Hey you get off of my cloud: exploring information leakage in third-party compute clouds. In CCS. ACM 199\u2013212.","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"Daniel S\u00e1nchez and Christos Kozyrakis. 2011. Vantage: scalable and efficient fine-grain cache partitioning. In ISCA. ACM 57\u201368.  Daniel S\u00e1nchez and Christos Kozyrakis. 2011. Vantage: scalable and efficient fine-grain cache partitioning. In ISCA. ACM 57\u201368.","DOI":"10.1145\/2024723.2000073"},{"key":"e_1_3_2_1_56_1","unstructured":"Michael Schwarz Moritz Lipp Daniel Moghimi Jo\u00a0Van Bulck Julian Stecklina Thomas Prescher and Daniel Gruss. 2019. ZombieLoad: Cross-Privilege-Boundary Data Sampling. In CCS. ACM 753\u2013768.  Michael Schwarz Moritz Lipp Daniel Moghimi Jo\u00a0Van Bulck Julian Stecklina Thomas Prescher and Daniel Gruss. 2019. ZombieLoad: Cross-Privilege-Boundary Data Sampling. In CCS. ACM 753\u2013768."},{"key":"e_1_3_2_1_57_1","volume-title":"Compute Express Link. Whitepaper","author":"Sharma Debendra\u00a0Das","unstructured":"Debendra\u00a0Das Sharma . 2019. Compute Express Link. Whitepaper . Compute Express Link Consortium . Debendra\u00a0Das Sharma. 2019. Compute Express Link. Whitepaper. Compute Express Link Consortium."},{"key":"e_1_3_2_1_58_1","unstructured":"Anton Shilov. 2022. Intel\u2019s Sapphire Rapids Formal Launch Date Revealed. https:\/\/www.tomshardware.com\/news\/intel-sapphire-rapids-launch-date-revealed Access: 2020-12-04.  Anton Shilov. 2022. Intel\u2019s Sapphire Rapids Formal Launch Date Revealed. https:\/\/www.tomshardware.com\/news\/intel-sapphire-rapids-launch-date-revealed Access: 2020-12-04."},{"key":"e_1_3_2_1_59_1","volume-title":"The Intel 80\u00d786 processor architecture: pitfalls for secure systems","author":"Sibert Olin","unstructured":"Olin Sibert , Phillip\u00a0 A. Porras , and Robert Lindell . 1995. The Intel 80\u00d786 processor architecture: pitfalls for secure systems . In IEEE S&P. IEEE , 211\u2013222. Olin Sibert, Phillip\u00a0A. Porras, and Robert Lindell. 1995. The Intel 80\u00d786 processor architecture: pitfalls for secure systems. In IEEE S&P. IEEE, 211\u2013222."},{"key":"e_1_3_2_1_60_1","volume-title":"Invisible Probe: Timing Attacks with PCIe Congestion Side-channel","author":"Tan Mingtian","year":"2021","unstructured":"Mingtian Tan , Junpeng Wan , Zhe Zhou , and Zhou Li . 2021 . Invisible Probe: Timing Attacks with PCIe Congestion Side-channel . In IEEE S&P. IEEE , 322\u2013338. Mingtian Tan, Junpeng Wan, Zhe Zhou, and Zhou Li. 2021. Invisible Probe: Timing Attacks with PCIe Congestion Side-channel. In IEEE S&P. IEEE, 322\u2013338."},{"key":"e_1_3_2_1_61_1","volume-title":"USENIX Security Symposium. USENIX Association, 989\u20131007","author":"Tatar Andrei","year":"2022","unstructured":"Andrei Tatar , Dani\u00ebl Trujillo , Cristiano Giuffrida , and Herbert Bos . 2022 . TLB;DR: Enhancing TLB-based Attacks with TLB Desynchronized Reverse Engineering . In USENIX Security Symposium. USENIX Association, 989\u20131007 . Andrei Tatar, Dani\u00ebl Trujillo, Cristiano Giuffrida, and Herbert Bos. 2022. TLB;DR: Enhancing TLB-based Attacks with TLB Desynchronized Reverse Engineering. In USENIX Security Symposium. USENIX Association, 989\u20131007."},{"key":"e_1_3_2_1_62_1","volume-title":"RIDL: Rogue In-Flight Data Load","author":"van Schaik Stephan","year":"2019","unstructured":"Stephan van Schaik , Alyssa Milburn , Sebastian \u00d6sterlund , Pietro Frigo , Giorgi Maisuradze , Kaveh Razavi , Herbert Bos , and Cristiano Giuffrida . 2019 . RIDL: Rogue In-Flight Data Load . In IEEE S&P. IEEE , 88\u2013105. Stephan van Schaik, Alyssa Milburn, Sebastian \u00d6sterlund, Pietro Frigo, Giorgi Maisuradze, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2019. RIDL: Rogue In-Flight Data Load. In IEEE S&P. IEEE, 88\u2013105."},{"key":"e_1_3_2_1_63_1","volume-title":"Theory and Practice of Finding Eviction Sets","author":"Vila Pepe","unstructured":"Pepe Vila , Boris K\u00f6pf , and Jos\u00e9\u00a0 F. Morales . 2019. Theory and Practice of Finding Eviction Sets . In IEEE S&P. IEEE , 39\u201354. Pepe Vila, Boris K\u00f6pf, and Jos\u00e9\u00a0F. Morales. 2019. Theory and Practice of Finding Eviction Sets. In IEEE S&P. IEEE, 39\u201354."},{"key":"e_1_3_2_1_64_1","volume-title":"JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms. IACR TCHES 2020","author":"Weissman Zane","year":"2020","unstructured":"Zane Weissman , Thore Tiemann , Daniel Moghimi , Evan Custodio , Thomas Eisenbarth , and Berk Sunar . 2020 . JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms. IACR TCHES 2020 , 3 (2020), 169\u2013195. Zane Weissman, Thore Tiemann, Daniel Moghimi, Evan Custodio, Thomas Eisenbarth, and Berk Sunar. 2020. JackHammer: Efficient Rowhammer on Heterogeneous FPGA-CPU Platforms. IACR TCHES 2020, 3 (2020), 169\u2013195."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"crossref","unstructured":"Jan Wichelmann Ahmad Moghimi Thomas Eisenbarth and Berk Sunar. 2018. MicroWalk: A Framework for Finding Side Channels in Binaries. In ACSAC. ACM 161\u2013173.  Jan Wichelmann Ahmad Moghimi Thomas Eisenbarth and Berk Sunar. 2018. MicroWalk: A Framework for Finding Side Channels in Binaries. In ACSAC. ACM 161\u2013173.","DOI":"10.1145\/3274694.3274741"},{"key":"e_1_3_2_1_66_1","volume-title":"USENIX Security Symposium. USENIX Association, 719\u2013732","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner . 2014 . FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack . In USENIX Security Symposium. USENIX Association, 719\u2013732 . Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack. In USENIX Security Symposium. USENIX Association, 719\u2013732."},{"key":"e_1_3_2_1_67_1","unstructured":"Ying Ye Richard West Zhuoqun Cheng and Ye Li. 2014. COLORIS: a dynamic cache partitioning system using page coloring. In PACT. ACM 381\u2013392.  Ying Ye Richard West Zhuoqun Cheng and Ye Li. 2014. COLORIS: a dynamic cache partitioning system using page coloring. In PACT. ACM 381\u2013392."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"crossref","unstructured":"Yinqian Zhang Ari Juels Michael\u00a0K. Reiter and Thomas Ristenpart. 2014. Cross-Tenant Side-Channel Attacks in PaaS Clouds. In CCS. ACM 990\u20131003.  Yinqian Zhang Ari Juels Michael\u00a0K. Reiter and Thomas Ristenpart. 2014. Cross-Tenant Side-Channel Attacks in PaaS Clouds. In CCS. ACM 990\u20131003.","DOI":"10.1145\/2660267.2660356"}],"event":{"name":"ASIA CCS '23: ACM ASIA Conference on Computer and Communications Security","location":"Melbourne VIC Australia","acronym":"ASIA CCS '23","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the ACM Asia Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579856.3582838","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3579856.3582838","content-type":"text\/html","content-version":"vor","intended-application":"syndication"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:51:28Z","timestamp":1750182688000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579856.3582838"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,10]]},"references-count":68,"alternative-id":["10.1145\/3579856.3582838","10.1145\/3579856"],"URL":"https:\/\/doi.org\/10.1145\/3579856.3582838","relation":{},"subject":[],"published":{"date-parts":[[2023,7,10]]},"assertion":[{"value":"2023-07-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}