{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:42:59Z","timestamp":1772044979447,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":60,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T00:00:00Z","timestamp":1688947200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"FFG AWARE","award":["891092"],"award-info":[{"award-number":["891092"]}]},{"name":"FFG SEIZE","award":["888087"],"award-info":[{"award-number":["888087"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,7,10]]},"DOI":"10.1145\/3579856.3590331","type":"proceedings-article","created":{"date-parts":[[2023,7,5]],"date-time":"2023-07-05T14:52:13Z","timestamp":1688568733000},"page":"177-189","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Multi-Tag: A Hardware-Software Co-Design for Memory Safety based on Multi-Granular Memory Tagging"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2713-192X","authenticated-orcid":false,"given":"Martin","family":"Unterguggenberger","sequence":"first","affiliation":[{"name":"Graz University of Technology, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5913-6452","authenticated-orcid":false,"given":"David","family":"Schrammel","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7440-4302","authenticated-orcid":false,"given":"Pascal","family":"Nasahl","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6462-8671","authenticated-orcid":false,"given":"Robert","family":"Schilling","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4046-8727","authenticated-orcid":false,"given":"Lukas","family":"Lamster","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9650-8041","authenticated-orcid":false,"given":"Stefan","family":"Mangard","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Austria"}]}],"member":"320","published-online":{"date-parts":[[2023,7,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"M7: Oracle\u2019s Next-Generation Sparc Processor","author":"Aingaran","year":"2015","unstructured":"Aingaran 2015. M7: Oracle\u2019s Next-Generation Sparc Processor . IEEE Micro ( 2015 ). Aingaran 2015. M7: Oracle\u2019s Next-Generation Sparc Processor. IEEE Micro (2015)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Akritidis 2008. Preventing Memory Error Exploits with WIT. In S&P\u201908.  Akritidis 2008. Preventing Memory Error Exploits with WIT. In S&P\u201908.","DOI":"10.1109\/SP.2008.30"},{"key":"e_1_3_2_1_3_1","unstructured":"Akritidis 2009. Baggy Bounds Checking: An Efficient and Backwards-Compatible Defense against Out-of-Bounds Errors. In USENIX\u201909.  Akritidis 2009. Baggy Bounds Checking: An Efficient and Backwards-Compatible Defense against Out-of-Bounds Errors. In USENIX\u201909."},{"key":"e_1_3_2_1_4_1","volume-title":"The Shellcode Generation","author":"Arce Iv\u00e1n","year":"2004","unstructured":"Iv\u00e1n Arce . 2004. The Shellcode Generation . IEEE Secur. Priv . ( 2004 ). Iv\u00e1n Arce. 2004. The Shellcode Generation. IEEE Secur. Priv. (2004)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Bernhard 2022. xTag: Mitigating Use-After-Free Vulnerabilities via Software-Based Pointer Tagging on Intel x86-64. In EURO S&P\u201922.  Bernhard 2022. xTag: Mitigating Use-After-Free Vulnerabilities via Software-Based Pointer Tagging on Intel x86-64. In EURO S&P\u201922.","DOI":"10.1109\/EuroSP53844.2022.00038"},{"key":"e_1_3_2_1_6_1","volume-title":"The gem5 simulator. SIGARCH Comput. Archit. News","author":"Binkert","year":"2011","unstructured":"Binkert 2011. The gem5 simulator. SIGARCH Comput. Archit. News ( 2011 ). Binkert 2011. The gem5 simulator. SIGARCH Comput. Archit. News (2011)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Bletsch 2011. Jump-oriented programming: a new class of code-reuse attack. In AsiaCCS\u201911.  Bletsch 2011. Jump-oriented programming: a new class of code-reuse attack. In AsiaCCS\u201911.","DOI":"10.1145\/1966913.1966919"},{"key":"e_1_3_2_1_8_1","unstructured":"Hans-Juergen Boehm and Mark\u00a0D. Weiser. 1988. Garbage Collection in an Uncooperative Environment. Softw. Pract. Exp. (1988).  Hans-Juergen Boehm and Mark\u00a0D. Weiser. 1988. Garbage Collection in an Uncooperative Environment. Softw. Pract. Exp. (1988)."},{"key":"e_1_3_2_1_9_1","volume-title":"SPEC CPU2017: Next-Generation Compute Benchmark. In Companion of the 2018 ACM\/SPEC International Conference on Performance Engineering, ICPE 2018","author":"Bucek","year":"2018","unstructured":"Bucek 2018 . SPEC CPU2017: Next-Generation Compute Benchmark. In Companion of the 2018 ACM\/SPEC International Conference on Performance Engineering, ICPE 2018 , Berlin, Germany , April 09-13, 2018. Bucek 2018. SPEC CPU2017: Next-Generation Compute Benchmark. In Companion of the 2018 ACM\/SPEC International Conference on Performance Engineering, ICPE 2018, Berlin, Germany, April 09-13, 2018."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Burow 2018. CUP: Comprehensive User-Space Protection for C\/C++. In AsiaCCS\u201918.  Burow 2018. CUP: Comprehensive User-Space Protection for C\/C++. In AsiaCCS\u201918.","DOI":"10.1145\/3196494.3196540"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Burow 2019. SoK: Shining Light on Shadow Stacks. In S&P\u201919.  Burow 2019. SoK: Shining Light on Shadow Stacks. In S&P\u201919.","DOI":"10.1109\/SP.2019.00076"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Carter 1994. Hardware Support for Fast Capability-based Addressing. In ASPLOS\u201994.  Carter 1994. Hardware Support for Fast Capability-based Addressing. In ASPLOS\u201994.","DOI":"10.1145\/195473.195579"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Castro 2009. Fast byte-granularity software fault isolation. In SOSP\u201909.  Castro 2009. Fast byte-granularity software fault isolation. In SOSP\u201909.","DOI":"10.1145\/1629575.1629581"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel Corporation. 2022. Intel Architecture Instruction Set Extensions and Future Features. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/isa-extensions\/overview.html. Accessed 2022-06-01.  Intel Corporation. 2022. Intel Architecture Instruction Set Extensions and Future Features. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/isa-extensions\/overview.html. Accessed 2022-06-01."},{"key":"e_1_3_2_1_15_1","unstructured":"Cowan 2003. PointGuard\u2122: Protecting Pointers from Buffer Overflow Vulnerabilities. In USENIX\u201903.  Cowan 2003. PointGuard\u2122: Protecting Pointers from Buffer Overflow Vulnerabilities. In USENIX\u201903."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Devietti 2008. Hardbound: architectural support for spatial safety of the C programming language. In ASPLOS\u201908.  Devietti 2008. Hardbound: architectural support for spatial safety of the C programming language. In ASPLOS\u201908.","DOI":"10.1145\/1346281.1346295"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Duck 2017. Stack Bounds Protection with Low Fat Pointers. In NDSS\u201917.  Duck 2017. Stack Bounds Protection with Low Fat Pointers. In NDSS\u201917.","DOI":"10.14722\/ndss.2017.23287"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Durumeric 2014. The Matter of Heartbleed. In IMC\u201914.  Durumeric 2014. The Matter of Heartbleed. In IMC\u201914.","DOI":"10.1145\/2663716.2663755"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Robert\u00a0S. Fabry. 1974. Capability-Based Addressing. Commun. ACM (1974).  Robert\u00a0S. Fabry. 1974. Capability-Based Addressing. Commun. ACM (1974).","DOI":"10.1145\/361011.361070"},{"key":"e_1_3_2_1_20_1","unstructured":"Farkhani 2021. PTAuth: Temporal Memory Safety via Robust Points-to Authentication. In USENIX\u201921.  Farkhani 2021. PTAuth: Temporal Memory Safety via Robust Points-to Authentication. In USENIX\u201921."},{"key":"e_1_3_2_1_21_1","unstructured":"Google. 2021. An update on Memory Safety in Chrome. https:\/\/security.googleblog.com\/2021\/09\/an-update-on-memory-safety-in-chrome.html. Accessed: 2022-05-14.  Google. 2021. An update on Memory Safety in Chrome. https:\/\/security.googleblog.com\/2021\/09\/an-update-on-memory-safety-in-chrome.html. Accessed: 2022-05-14."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Richard\u00a0H. Gumpertz. 1983. Combining Tags With Error Codes. In ISCA\u201983.  Richard\u00a0H. Gumpertz. 1983. Combining Tags With Error Codes. In ISCA\u201983.","DOI":"10.1145\/800046.801651"},{"key":"e_1_3_2_1_23_1","volume-title":"PACSafe: Leveraging ARM Pointer Authentication for Memory Safety in C\/C++. CoRR","author":"Hohentanner","year":"2022","unstructured":"Hohentanner 2022. PACSafe: Leveraging ARM Pointer Authentication for Memory Safety in C\/C++. CoRR ( 2022 ). Hohentanner 2022. PACSafe: Leveraging ARM Pointer Authentication for Memory Safety in C\/C++. CoRR (2022)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Hu 2016. Data-Oriented Programming: On the Expressiveness of Non-control Data Attacks. In S&P\u201916.  Hu 2016. Data-Oriented Programming: On the Expressiveness of Non-control Data Attacks. In S&P\u201916.","DOI":"10.1109\/SP.2016.62"},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the General Track: 2002 USENIX Annual Technical Conference","author":"Jim","year":"2002","unstructured":"Jim 2002 . Cyclone: A Safe Dialect of C . In Proceedings of the General Track: 2002 USENIX Annual Technical Conference , June 10-15, 2002, Monterey, California, USA. Jim 2002. Cyclone: A Safe Dialect of C. In Proceedings of the General Track: 2002 USENIX Annual Technical Conference, June 10-15, 2002, Monterey, California, USA."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Joannou 2017. Efficient Tagged Memory. In ICCD\u201917.  Joannou 2017. Efficient Tagged Memory. In ICCD\u201917.","DOI":"10.1109\/ICCD.2017.112"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Kim 2020. Hardware-based Always-On Heap Memory Safety. In MICRO\u201920.  Kim 2020. Hardware-based Always-On Heap Memory Safety. In MICRO\u201920.","DOI":"10.1109\/MICRO50266.2020.00095"},{"key":"e_1_3_2_1_28_1","unstructured":"Kuznetsov 2014. Code-Pointer Integrity. In OSDI\u201914.  Kuznetsov 2014. Code-Pointer Integrity. In OSDI\u201914."},{"key":"e_1_3_2_1_29_1","volume-title":"LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In CGO\u201904.","author":"Lattner Chris","year":"2004","unstructured":"Chris Lattner and Vikram\u00a0 S. Adve . 2004 . LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In CGO\u201904. Chris Lattner and Vikram\u00a0S. Adve. 2004. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In CGO\u201904."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"LeMay 2021. Cryptographic Capability Computing. In MICRO\u201921.  LeMay 2021. Cryptographic Capability Computing. In MICRO\u201921.","DOI":"10.1145\/3466752.3480076"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"Li 2022. PACMem: Enforcing Spatial and Temporal Memory Safety via ARM Pointer Authentication. In CCS\u201922.  Li 2022. PACMem: Enforcing Spatial and Temporal Memory Safety via ARM Pointer Authentication. In CCS\u201922.","DOI":"10.1145\/3548606.3560598"},{"key":"e_1_3_2_1_32_1","unstructured":"Liljestrand 2019. PAC it up: Towards Pointer Integrity using ARM Pointer Authentication. In USENIX\u201919.  Liljestrand 2019. PAC it up: Towards Pointer Integrity using ARM Pointer Authentication. In USENIX\u201919."},{"key":"e_1_3_2_1_33_1","volume-title":"Color My World: Deterministic Tagging for Memory Safety. CoRR","author":"Liljestrand","year":"2022","unstructured":"Liljestrand 2022. Color My World: Deterministic Tagging for Memory Safety. CoRR ( 2022 ). Liljestrand 2022. Color My World: Deterministic Tagging for Memory Safety. CoRR (2022)."},{"key":"e_1_3_2_1_34_1","unstructured":"ARM Limited. 2019. Arm Architecture Reference Manual for Armv8 for Armv8-A architecture profile. https:\/\/developer.arm.com\/documentation\/ddi0487\/ea. Accessed 2022-06-01.  ARM Limited. 2019. Arm Architecture Reference Manual for Armv8 for Armv8-A architecture profile. https:\/\/developer.arm.com\/documentation\/ddi0487\/ea. Accessed 2022-06-01."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Mashtizadeh 2015. CCFI: Cryptographically Enforced Control Flow Integrity. In CCS\u201915.  Mashtizadeh 2015. CCFI: Cryptographically Enforced Control Flow Integrity. In CCS\u201915.","DOI":"10.1145\/2810103.2813676"},{"key":"e_1_3_2_1_36_1","unstructured":"Uwe\u00a0F. Mayer. 1996. Linux\/Unix nbench. https:\/\/www.math.utah.edu\/\u00a0mayer\/linux\/bmark.html. Accessed 2022-05-23.  Uwe\u00a0F. Mayer. 1996. Linux\/Unix nbench. https:\/\/www.math.utah.edu\/\u00a0mayer\/linux\/bmark.html. Accessed 2022-05-23."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"McKee 2022. Preventing Kernel Hacks with HAKCs. In NDSS\u201922.  McKee 2022. Preventing Kernel Hacks with HAKCs. In NDSS\u201922.","DOI":"10.14722\/ndss.2022.24026"},{"key":"e_1_3_2_1_38_1","volume-title":"BlueHat IL","year":"2019","unstructured":"Microsoft. 2019 . Trends, challenges, and strategic shifts in the software vulnerability mitigation landscape . BlueHat IL 2019. Microsoft. 2019. Trends, challenges, and strategic shifts in the software vulnerability mitigation landscape. BlueHat IL 2019."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"Nagarakatte 2009. SoftBound: highly compatible and complete spatial memory safety for c. In PLDI\u201909.  Nagarakatte 2009. SoftBound: highly compatible and complete spatial memory safety for c. In PLDI\u201909.","DOI":"10.1145\/1542476.1542504"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"Nagarakatte 2010. CETS: compiler enforced temporal safety for C. In ISMM\u201910.  Nagarakatte 2010. CETS: compiler enforced temporal safety for C. In ISMM\u201910.","DOI":"10.1145\/1806651.1806657"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Nagarakatte 2012. Watchdog: Hardware for safe and secure manual memory management and full memory safety. In ISCA\u201912.  Nagarakatte 2012. Watchdog: Hardware for safe and secure manual memory management and full memory safety. In ISCA\u201912.","DOI":"10.1109\/ISCA.2012.6237017"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"crossref","unstructured":"Nasahl 2021. CrypTag: Thwarting Physical and Logical Memory Vulnerabilities using Cryptographically Colored Memory. In ASIACCS\u201921.  Nasahl 2021. CrypTag: Thwarting Physical and Logical Memory Vulnerabilities using Cryptographically Colored Memory. In ASIACCS\u201921.","DOI":"10.1145\/3433210.3453684"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"crossref","unstructured":"Necula 2002. CCured: type-safe retrofitting of legacy code. In POPL\u201902.  Necula 2002. CCured: type-safe retrofitting of legacy code. In POPL\u201902.","DOI":"10.1145\/503272.503286"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Oleksenko 2018. Intel MPX Explained: A Cross-layer Analysis of the Intel MPX System Stack. In SIGMETRICS\u201918.  Oleksenko 2018. Intel MPX Explained: A Cross-layer Analysis of the Intel MPX System Stack. In SIGMETRICS\u201918.","DOI":"10.1145\/3219617.3219662"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"Saileshwar 2022. HeapCheck: Low-cost Hardware Support for Memory Safety. ACM Trans. Archit. Code Optim. (2022).  Saileshwar 2022. HeapCheck: Low-cost Hardware Support for Memory Safety. ACM Trans. Archit. Code Optim. (2022).","DOI":"10.1145\/3495152"},{"key":"e_1_3_2_1_46_1","unstructured":"Schrammel 2020. Donky: Domain Keys - Efficient In-Process Isolation for RISC-V and x86. In USENIX\u201920.  Schrammel 2020. Donky: Domain Keys - Efficient In-Process Isolation for RISC-V and x86. In USENIX\u201920."},{"key":"e_1_3_2_1_47_1","volume-title":"Memory Tagging and how it improves C\/C++ memory safety. CoRR","author":"Serebryany","year":"2018","unstructured":"Serebryany 2018. Memory Tagging and how it improves C\/C++ memory safety. CoRR ( 2018 ). Serebryany 2018. Memory Tagging and how it improves C\/C++ memory safety. CoRR (2018)."},{"key":"e_1_3_2_1_48_1","unstructured":"Kostya Serebryany. 2019. ARM Memory Tagging Extension and How It Improves C\/C++ Memory Safety. login Usenix Mag. (2019).  Kostya Serebryany. 2019. ARM Memory Tagging Extension and How It Improves C\/C++ Memory Safety. login Usenix Mag. (2019)."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"Hovav Shacham. 2007. The geometry of innocent flesh on the bone: return-into-libc without function calls (on the x86). In CCS\u201907.  Hovav Shacham. 2007. The geometry of innocent flesh on the bone: return-into-libc without function calls (on the x86). In CCS\u201907.","DOI":"10.1145\/1315245.1315313"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"Rasool Sharifi and Ashish Venkat. 2020. CHEx86: Context-Sensitive Enforcement of Memory Safety via Microcode-Enabled Capabilities. In ISCA\u201920.  Rasool Sharifi and Ashish Venkat. 2020. CHEx86: Context-Sensitive Enforcement of Memory Safety via Microcode-Enabled Capabilities. In ISCA\u201920.","DOI":"10.1109\/ISCA45697.2020.00068"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"Song 2016. HDFI: Hardware-Assisted Data-Flow Isolation. In S&P\u201916.  Song 2016. HDFI: Hardware-Assisted Data-Flow Isolation. In S&P\u201916.","DOI":"10.1109\/SP.2016.9"},{"key":"e_1_3_2_1_52_1","volume-title":"Proceedings of the RISC-V Workshop, Vol.\u00a02015","author":"Song Wei","year":"2015","unstructured":"Wei Song , Alex Bradbury , and Robert Mullins . 2015 . Towards general purpose tagged memory . In Proceedings of the RISC-V Workshop, Vol.\u00a02015 . Citeseer. Wei Song, Alex Bradbury, and Robert Mullins. 2015. Towards general purpose tagged memory. In Proceedings of the RISC-V Workshop, Vol.\u00a02015. Citeseer."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"Steinegger 2021. SERVAS! Secure Enclaves via RISC-V Authenticryption Shield. In ESORICS\u201921.  Steinegger 2021. SERVAS! Secure Enclaves via RISC-V Authenticryption Shield. In ESORICS\u201921.","DOI":"10.1007\/978-3-030-88428-4_19"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Suh 2004. Secure program execution via dynamic information flow tracking. In ASPLOS\u201904.  Suh 2004. Secure program execution via dynamic information flow tracking. In ASPLOS\u201904.","DOI":"10.1145\/1024393.1024404"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"Szekeres 2013. SoK: Eternal War in Memory. In S&P\u201913.  Szekeres 2013. SoK: Eternal War in Memory. In S&P\u201913.","DOI":"10.1109\/SP.2013.13"},{"key":"e_1_3_2_1_56_1","unstructured":"Qualcomm Technologies. 2017. Pointer Authentication on ARMv8.3. https:\/\/www.qualcomm.com\/content\/dam\/qcomm-martech\/dm-assets\/documents\/pointer-auth-v7.pdf. Accessed: 2022-05-14.  Qualcomm Technologies. 2017. Pointer Authentication on ARMv8.3. https:\/\/www.qualcomm.com\/content\/dam\/qcomm-martech\/dm-assets\/documents\/pointer-auth-v7.pdf. Accessed: 2022-05-14."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"Watson 2015. CHERI: A Hybrid Capability-System Architecture for Scalable Software Compartmentalization. In S&P\u201915.  Watson 2015. CHERI: A Hybrid Capability-System Architecture for Scalable Software Compartmentalization. In S&P\u201915.","DOI":"10.1109\/SP.2015.9"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"crossref","unstructured":"Woodruff 2014. The CHERI capability model: Revisiting RISC in an age of risk. In ISCA\u201914.  Woodruff 2014. The CHERI capability model: Revisiting RISC in an age of risk. In ISCA\u201914.","DOI":"10.1109\/ISCA.2014.6853201"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"crossref","unstructured":"Xu 2021. In-fat pointer: hardware-assisted tagged-pointer spatial memory safety defense with subobject granularity protection. In ASPLOS\u201921.  Xu 2021. In-fat pointer: hardware-assisted tagged-pointer spatial memory safety defense with subobject granularity protection. In ASPLOS\u201921.","DOI":"10.1145\/3445814.3446761"},{"key":"e_1_3_2_1_60_1","unstructured":"Ziad 2021. No-FAT: Architectural Support for Low Overhead Memory Safety Checks. In ISCA\u201921.  Ziad 2021. No-FAT: Architectural Support for Low Overhead Memory Safety Checks. In ISCA\u201921."}],"event":{"name":"ASIA CCS '23: ACM ASIA Conference on Computer and Communications Security","location":"Melbourne VIC Australia","acronym":"ASIA CCS '23","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the ACM Asia Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579856.3590331","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:08:16Z","timestamp":1750183696000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579856.3590331"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,10]]},"references-count":60,"alternative-id":["10.1145\/3579856.3590331","10.1145\/3579856"],"URL":"https:\/\/doi.org\/10.1145\/3579856.3590331","relation":{},"subject":[],"published":{"date-parts":[[2023,7,10]]},"assertion":[{"value":"2023-07-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}