{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:25:34Z","timestamp":1775665534256,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":66,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T00:00:00Z","timestamp":1688947200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,7,10]]},"DOI":"10.1145\/3579856.3595784","type":"proceedings-article","created":{"date-parts":[[2023,7,5]],"date-time":"2023-07-05T14:52:13Z","timestamp":1688568733000},"page":"457-468","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["SPEAR-V: Secure and Practical Enclave Architecture for RISC-V"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-5913-6452","authenticated-orcid":false,"given":"David","family":"Schrammel","sequence":"first","affiliation":[{"name":"Graz University of Technology, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0140-6802","authenticated-orcid":false,"given":"Moritz","family":"Waser","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4046-8727","authenticated-orcid":false,"given":"Lukas","family":"Lamster","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2713-192X","authenticated-orcid":false,"given":"Martin","family":"Unterguggenberger","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Austria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9650-8041","authenticated-orcid":false,"given":"Stefan","family":"Mangard","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Austria"}]}],"member":"320","published-online":{"date-parts":[[2023,7,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Shaizeen Aga and Satish Narayanasamy. 2019. InvisiPage: oblivious demand paging for secure enclaves. In ISCA\u201919.  Shaizeen Aga and Satish Narayanasamy. 2019. InvisiPage: oblivious demand paging for secure enclaves. In ISCA\u201919."},{"key":"e_1_3_2_1_2_1","volume-title":"M7: Oracle\u2019s Next-Generation Sparc Processor","author":"Aingaran","year":"2015","unstructured":"Aingaran 2015. M7: Oracle\u2019s Next-Generation Sparc Processor . IEEE Micro ( 2015 ). Aingaran 2015. M7: Oracle\u2019s Next-Generation Sparc Processor. IEEE Micro (2015)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Alder 2021. Aion: Enabling Open Systems through Strong Availability Guarantees for Enclaves. In CCS\u201921.  Alder 2021. Aion: Enabling Open Systems through Strong Availability Guarantees for Enclaves. In CCS\u201921.","DOI":"10.1145\/3460120.3484782"},{"key":"e_1_3_2_1_4_1","unstructured":"Bahmani 2021. CURE: A Security Architecture with CUstomizable and Resilient Enclaves. In USENIX\u201921.  Bahmani 2021. CURE: A Security Architecture with CUstomizable and Resilient Enclaves. In USENIX\u201921."},{"key":"e_1_3_2_1_5_1","unstructured":"Biondo 2018. The Guard\u2019s Dilemma: Efficient Code-Reuse Attacks Against Intel SGX. In USENIX\u201918.  Biondo 2018. The Guard\u2019s Dilemma: Efficient Code-Reuse Attacks Against Intel SGX. In USENIX\u201918."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Bletsch 2011. Jump-oriented programming: a new class of code-reuse attack. In AsiaCCS\u201911.  Bletsch 2011. Jump-oriented programming: a new class of code-reuse attack. In AsiaCCS\u201911.","DOI":"10.1145\/1966913.1966919"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Brasser 2015. TyTAN: tiny trust anchor for tiny devices. In DAC\u201915.  Brasser 2015. TyTAN: tiny trust anchor for tiny devices. In DAC\u201915.","DOI":"10.1145\/2744769.2744922"},{"key":"e_1_3_2_1_8_1","unstructured":"Bulck 2017. Telling Your Secrets without Page Faults: Stealthy Page Table-Based Attacks on Enclaved Execution. In USENIX\u201917.  Bulck 2017. Telling Your Secrets without Page Faults: Stealthy Page Table-Based Attacks on Enclaved Execution. In USENIX\u201917."},{"key":"e_1_3_2_1_9_1","unstructured":"Bulck 2019. A Tale of Two Worlds: Assessing the Vulnerability of Enclave Shielding Runtimes. In CCS\u201919.  Bulck 2019. A Tale of Two Worlds: Assessing the Vulnerability of Enclave Shielding Runtimes. In CCS\u201919."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"David Champagne and Ruby\u00a0B. Lee. 2010. Scalable architectural support for trusted software. In HPCA\u201910.  David Champagne and Ruby\u00a0B. Lee. 2010. Scalable architectural support for trusted software. In HPCA\u201910.","DOI":"10.1109\/HPCA.2010.5416657"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Stephen Checkoway and Hovav Shacham. 2013. Iago attacks: why the system call API is a bad untrusted RPC interface. In ASPLOS\u201913.  Stephen Checkoway and Hovav Shacham. 2013. Iago attacks: why the system call API is a bad untrusted RPC interface. In ASPLOS\u201913.","DOI":"10.1145\/2451116.2451145"},{"key":"e_1_3_2_1_12_1","unstructured":"Chen 2022. SGXLock: Towards Efficiently Establishing Mutual Distrust Between Host Application and Enclave for SGX. In USENIX\u201922.  Chen 2022. SGXLock: Towards Efficiently Establishing Mutual Distrust Between Host Application and Enclave for SGX. In USENIX\u201922."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Cloosters 2022. RiscyROP: Automated Return-Oriented Programming Attacks on RISC-V and ARM64. In RAID\u201922.  Cloosters 2022. RiscyROP: Automated Return-Oriented Programming Attacks on RISC-V and ARM64. In RAID\u201922.","DOI":"10.1145\/3545948.3545997"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel Corporation. 2020. Intel Trust Domain Extensions (Intel TDX). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-trust-domain-extensions.html  Intel Corporation. 2020. Intel Trust Domain Extensions (Intel TDX). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-trust-domain-extensions.html"},{"key":"e_1_3_2_1_15_1","unstructured":"Costan 2016. Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX\u201916.  Costan 2016. Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX\u201916."},{"key":"e_1_3_2_1_16_1","volume-title":"Intel SGX explained. Cryptology ePrint Archive","author":"Costan Victor","year":"2016","unstructured":"Victor Costan and Srinivas Devadas . 2016. Intel SGX explained. Cryptology ePrint Archive ( 2016 ). Victor Costan and Srinivas Devadas. 2016. Intel SGX explained. Cryptology ePrint Archive (2016)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Crandall 2006. Minos: Architectural support for protecting control data. ACM Trans. Archit. Code Optim. (2006).  Crandall 2006. Minos: Architectural support for protecting control data. ACM Trans. Archit. Code Optim. (2006).","DOI":"10.1145\/1187976.1187977"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Cui 2021. SmashEx: Smashing SGX Enclaves Using Exceptions. In CCS\u201921.  Cui 2021. SmashEx: Smashing SGX Enclaves Using Exceptions. In CCS\u201921.","DOI":"10.1145\/3460120.3484821"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Dalton 2007. Raksha: a flexible information flow architecture for software security. In ISCA\u201907.  Dalton 2007. Raksha: a flexible information flow architecture for software security. In ISCA\u201907.","DOI":"10.1145\/1250662.1250722"},{"key":"e_1_3_2_1_20_1","unstructured":"Dessouky 2020. HybCache: Hybrid Side-Channel-Resilient Caches for Trusted Execution Environments. In USENIX\u201920.  Dessouky 2020. HybCache: Hybrid Side-Channel-Resilient Caches for Trusted Execution Environments. In USENIX\u201920."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Dobraunig 2021. Ascon v1.2: Lightweight Authenticated Encryption and Hashing. J. Cryptol. (2021).  Dobraunig 2021. Ascon v1.2: Lightweight Authenticated Encryption and Hashing. J. Cryptol. (2021).","DOI":"10.1007\/s00145-021-09398-9"},{"key":"e_1_3_2_1_22_1","unstructured":"Feng 2021. Scalable Memory Protection in the PENGLAI Enclave. In OSDI\u201921.  Feng 2021. Scalable Memory Protection in the PENGLAI Enclave. In OSDI\u201921."},{"key":"e_1_3_2_1_23_1","unstructured":"Free and Open Source\u00a0Silicon Foundation. [n. d.]. Embench: Open Benchmarks for Embedded Platforms. https:\/\/github.com\/embench\/embench-iot\/  Free and Open Source\u00a0Silicon Foundation. [n. d.]. Embench: Open Benchmarks for Embedded Platforms. https:\/\/github.com\/embench\/embench-iot\/"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Kannan 2009. Decoupling Dynamic Information Flow Tracking with a dedicated coprocessor. In DSN\u201909.  Kannan 2009. Decoupling Dynamic Information Flow Tracking with a dedicated coprocessor. In DSN\u201909.","DOI":"10.1109\/DSN.2009.5270347"},{"key":"e_1_3_2_1_25_1","volume-title":"AMD memory encryption. White paper","author":"Kaplan David","year":"2016","unstructured":"David Kaplan , Jeremy Powell , and Tom Woller . 2016. AMD memory encryption. White paper ( 2016 ). David Kaplan, Jeremy Powell, and Tom Woller. 2016. AMD memory encryption. White paper (2016)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Kim 2019. SGX-LEGO: Fine-grained SGX controlled-channel attack and its countermeasure. Comput. Secur. (2019).  Kim 2019. SGX-LEGO: Fine-grained SGX controlled-channel attack and its countermeasure. Comput. Secur. (2019).","DOI":"10.1016\/j.cose.2018.12.001"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Kiriansky 2018. DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors. In MICRO\u201918.  Kiriansky 2018. DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors. In MICRO\u201918.","DOI":"10.1109\/MICRO.2018.00083"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Lebedev 2019. Sanctorum: A lightweight security monitor for secure enclaves. In DATE\u201919.  Lebedev 2019. Sanctorum: A lightweight security monitor for secure enclaves. In DATE\u201919.","DOI":"10.23919\/DATE.2019.8715182"},{"key":"e_1_3_2_1_29_1","unstructured":"Lee 2017. Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing. In USENIX\u201917.  Lee 2017. Inferring Fine-grained Control Flow Inside SGX Enclaves with Branch Shadowing. In USENIX\u201917."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Lee 2020. Keystone: an open framework for architecting trusted execution environments. In EUROSYS\u201920.  Lee 2020. Keystone: an open framework for architecting trusted execution environments. In EUROSYS\u201920.","DOI":"10.1145\/3342195.3387532"},{"key":"e_1_3_2_1_31_1","unstructured":"Li 2021. CIPHERLEAKS: Breaking Constant-time Cryptography on AMD SEV via the Ciphertext Side Channel. In USENIX\u201921.  Li 2021. CIPHERLEAKS: Breaking Constant-time Cryptography on AMD SEV via the Ciphertext Side Channel. In USENIX\u201921."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"crossref","unstructured":"Li 2021. CrossLine: Breaking \"Security-by-Crash\" based Memory Isolation in AMD SEV. In CCS\u201921.  Li 2021. CrossLine: Breaking \"Security-by-Crash\" based Memory Isolation in AMD SEV. In CCS\u201921.","DOI":"10.1145\/3460120.3485253"},{"key":"e_1_3_2_1_33_1","unstructured":"Arm Limited. 2019. Memory Tagging Extension: Enhancing memory safety through architecture. https:\/\/community.arm.com\/arm-community-blogs\/b\/architectures-and-processors-blog\/posts\/enhancing-memory-safety  Arm Limited. 2019. Memory Tagging Extension: Enhancing memory safety through architecture. https:\/\/community.arm.com\/arm-community-blogs\/b\/architectures-and-processors-blog\/posts\/enhancing-memory-safety"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Liu 2016. CATalyst: Defeating last-level cache side channel attacks in cloud computing. In HPCA\u201916.  Liu 2016. CATalyst: Defeating last-level cache side channel attacks in cloud computing. In HPCA\u201916.","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Liu 2018. TMDFI: Tagged Memory Assisted for Fine-Grained Data-Flow Integrity Towards Embedded Systems Against Software Exploitation. In TrustCom\u201918.  Liu 2018. TMDFI: Tagged Memory Assisted for Fine-Grained Data-Flow Integrity Towards Embedded Systems Against Software Exploitation. In TrustCom\u201918.","DOI":"10.1109\/TrustCom\/BigDataSE.2018.00083"},{"key":"e_1_3_2_1_36_1","volume-title":"McVoy and Carl Staelin","author":"W.","year":"1996","unstructured":"Larry\u00a0 W. McVoy and Carl Staelin . 1996 . lmbench: Portable Tools for Performance Analysis. In USENIX ATC\u2019 96. Larry\u00a0W. McVoy and Carl Staelin. 1996. lmbench: Portable Tools for Performance Analysis. In USENIX ATC\u201996."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"crossref","unstructured":"Moghimi 2017. CacheZoom: How SGX Amplifies The Power of Cache Attacks. IACR Cryptol. ePrint Arch. (2017).  Moghimi 2017. CacheZoom: How SGX Amplifies The Power of Cache Attacks. IACR Cryptol. ePrint Arch. (2017).","DOI":"10.1007\/978-3-319-66787-4_4"},{"key":"e_1_3_2_1_38_1","volume-title":"Proc. ACM Meas. Anal. Comput. Syst.","author":"Ngoc","year":"2019","unstructured":"Ngoc 2019 . Everything You Should Know About Intel SGX Performance on Virtualized Systems . Proc. ACM Meas. Anal. Comput. Syst. (2019). Ngoc 2019. Everything You Should Know About Intel SGX Performance on Virtualized Systems. Proc. ACM Meas. Anal. Comput. Syst. (2019)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"crossref","unstructured":"Noorman 2017. Sancus 2.0: A Low-Cost Security Architecture for IoT Devices. ACM Trans. Priv. Secur. (2017).  Noorman 2017. Sancus 2.0: A Low-Cost Security Architecture for IoT Devices. ACM Trans. Priv. Secur. (2017).","DOI":"10.1145\/3079763"},{"key":"e_1_3_2_1_40_1","volume-title":"Proceedings of the Fifteenth European Conference on Computer Systems. 1\u201316","author":"Orenbach Meni","year":"2020","unstructured":"Meni Orenbach , Andrew Baumann , and Mark Silberstein . 2020 . Autarky: Closing controlled channels with self-paging enclaves . In Proceedings of the Fifteenth European Conference on Computer Systems. 1\u201316 . Meni Orenbach, Andrew Baumann, and Mark Silberstein. 2020. Autarky: Closing controlled channels with self-paging enclaves. In Proceedings of the Fifteenth European Conference on Computer Systems. 1\u201316."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Park 2020. Nested Enclave: Supporting Fine-grained Hierarchical Isolation with SGX. In ISCA\u201920.  Park 2020. Nested Enclave: Supporting Fine-grained Hierarchical Isolation with SGX. In ISCA\u201920.","DOI":"10.1109\/ISCA45697.2020.00069"},{"key":"e_1_3_2_1_42_1","volume-title":"Stockade: Hardware Hardening for Distributed Trusted Sandboxes. CoRR","author":"Park","year":"2021","unstructured":"Park 2021. Stockade: Hardware Hardening for Distributed Trusted Sandboxes. CoRR ( 2021 ). Park 2021. Stockade: Hardware Hardening for Distributed Trusted Sandboxes. CoRR (2021)."},{"key":"e_1_3_2_1_43_1","volume-title":"CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping. In MICRO\u201918.","author":"Qureshi K.","year":"2018","unstructured":"Moinuddin\u00a0 K. Qureshi . 2018 . CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping. In MICRO\u201918. Moinuddin\u00a0K. Qureshi. 2018. CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping. In MICRO\u201918."},{"key":"e_1_3_2_1_44_1","volume-title":"MIRAGE: Mitigating Conflict-Based Cache Attacks with a Practical Fully-Associative Design. In USENIX\u201921.","author":"Saileshwar Gururaj","year":"2021","unstructured":"Gururaj Saileshwar and Moinuddin\u00a0 K. Qureshi . 2021 . MIRAGE: Mitigating Conflict-Based Cache Attacks with a Practical Fully-Associative Design. In USENIX\u201921. Gururaj Saileshwar and Moinuddin\u00a0K. Qureshi. 2021. MIRAGE: Mitigating Conflict-Based Cache Attacks with a Practical Fully-Associative Design. In USENIX\u201921."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"Schwarz 2019. Practical Enclave Malware with Intel SGX. In DIMVA\u201919.  Schwarz 2019. Practical Enclave Malware with Intel SGX. In DIMVA\u201919.","DOI":"10.1007\/978-3-030-22038-9_9"},{"key":"e_1_3_2_1_46_1","volume-title":"White Paper","author":"AMD","year":"2020","unstructured":"AMD SEV-SNP. 2020 . Strengthening VM isolation with integrity protection and more . White Paper , January (2020). AMD SEV-SNP. 2020. Strengthening VM isolation with integrity protection and more. White Paper, January (2020)."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Hovav Shacham. 2007. The geometry of innocent flesh on the bone: return-into-libc without function calls (on the x86). In CCS\u201907.  Hovav Shacham. 2007. The geometry of innocent flesh on the bone: return-into-libc without function calls (on the x86). In CCS\u201907.","DOI":"10.1145\/1315245.1315313"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"crossref","unstructured":"Song 2016. HDFI: Hardware-Assisted Data-Flow Isolation. In S&P\u201916.  Song 2016. HDFI: Hardware-Assisted Data-Flow Isolation. In S&P\u201916.","DOI":"10.1109\/SP.2016.9"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"Steinegger 2021. SERVAS! Secure Enclaves via RISC-V Authenticryption Shield. In ESORICS\u201921.  Steinegger 2021. SERVAS! Secure Enclaves via RISC-V Authenticryption Shield. In ESORICS\u201921.","DOI":"10.1007\/978-3-030-88428-4_19"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"Stefan Steinegger and Robert Primas. 2020. A Fast and Compact RISC-V Accelerator for Ascon and Friends. In CARDIS\u201920.  Stefan Steinegger and Robert Primas. 2020. A Fast and Compact RISC-V Accelerator for Ascon and Friends. In CARDIS\u201920.","DOI":"10.1007\/978-3-030-68487-7_4"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","unstructured":"Suh 2004. Secure program execution via dynamic information flow tracking. In ASPLOS\u201904.  Suh 2004. Secure program execution via dynamic information flow tracking. In ASPLOS\u201904.","DOI":"10.1145\/1024393.1024404"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"crossref","unstructured":"Venkataramani 2008. FlexiTaint: A programmable accelerator for dynamic taint propagation. In HPCA\u201908.  Venkataramani 2008. FlexiTaint: A programmable accelerator for dynamic taint propagation. In HPCA\u201908.","DOI":"10.1109\/HPCA.2008.4658637"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"Wang 2017. Leaky Cauldron on the Dark Land: Understanding Memory Side-Channel Hazards in SGX. In CCS\u201917.  Wang 2017. Leaky Cauldron on the Dark Land: Understanding Memory Side-Channel Hazards in SGX. In CCS\u201917.","DOI":"10.1145\/3133956.3134038"},{"key":"e_1_3_2_1_54_1","volume-title":"Futility Scaling: High-Associativity Cache Partitioning. In MICRO\u201914.","author":"Wang Ruisheng","year":"2014","unstructured":"Ruisheng Wang and Lizhong Chen . 2014 . Futility Scaling: High-Associativity Cache Partitioning. In MICRO\u201914. Ruisheng Wang and Lizhong Chen. 2014. Futility Scaling: High-Associativity Cache Partitioning. In MICRO\u201914."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"Weichbrodt 2016. AsyncShock: Exploiting Synchronisation Bugs in Intel SGX Enclaves. In ESORICS\u201916.  Weichbrodt 2016. AsyncShock: Exploiting Synchronisation Bugs in Intel SGX Enclaves. In ESORICS\u201916.","DOI":"10.1007\/978-3-319-45744-4_22"},{"key":"e_1_3_2_1_56_1","unstructured":"Weiser 2019. SGXJail: Defeating Enclave Malware via Confinement. In RAID\u201919.  Weiser 2019. SGXJail: Defeating Enclave Malware via Confinement. In RAID\u201919."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"Weiser 2019. TIMBER-V: Tag-Isolated Memory Bringing Fine-grained Enclaves to RISC-V. In NDSS\u201919.  Weiser 2019. TIMBER-V: Tag-Isolated Memory Bringing Fine-grained Enclaves to RISC-V. In NDSS\u201919.","DOI":"10.14722\/ndss.2019.23068"},{"key":"e_1_3_2_1_58_1","volume-title":"27th International Conference on Field Programmable Logic and Applications, FPL 2017","author":"Werner","year":"2017","unstructured":"Werner 2017 . Transparent memory encryption and authentication . In 27th International Conference on Field Programmable Logic and Applications, FPL 2017 , Ghent, Belgium , September 4-8, 2017. Werner 2017. Transparent memory encryption and authentication. In 27th International Conference on Field Programmable Logic and Applications, FPL 2017, Ghent, Belgium, September 4-8, 2017."},{"key":"e_1_3_2_1_59_1","unstructured":"Werner 2019. ScatterCache: Thwarting Cache Attacks via Cache Set Randomization. In USENIX\u201919.  Werner 2019. ScatterCache: Thwarting Cache Attacks via Cache Set Randomization. In USENIX\u201919."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"crossref","unstructured":"Wistoff 2021. Microarchitectural Timing Channels and their Prevention on an Open-Source 64-bit RISC-V Core. In DATE\u201921.  Wistoff 2021. Microarchitectural Timing Channels and their Prevention on an Open-Source 64-bit RISC-V Core. In DATE\u201921.","DOI":"10.23919\/DATE51398.2021.9474214"},{"key":"e_1_3_2_1_61_1","volume-title":"Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning","author":"Wistoff","year":"2022","unstructured":"Wistoff 2022. Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning . IEEE Trans. Comput . ( 2022 ). Wistoff 2022. Systematic Prevention of On-Core Timing Channels by Full Temporal Partitioning. IEEE Trans. Comput. (2022)."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"crossref","unstructured":"Witchel 2002. Mondrian memory protection. In ASPLOS\u201902.  Witchel 2002. Mondrian memory protection. In ASPLOS\u201902.","DOI":"10.1145\/605397.605429"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"crossref","unstructured":"Xu 2015. Controlled-Channel Attacks: Deterministic Side Channels for Untrusted Operating Systems. In S&P\u201915.  Xu 2015. Controlled-Channel Attacks: Deterministic Side Channels for Untrusted Operating Systems. In S&P\u201915.","DOI":"10.1109\/SP.2015.45"},{"key":"e_1_3_2_1_64_1","unstructured":"Yu 2022. Elasticlave: An Efficient Memory Model for Enclaves. In USENIX\u201922.  Yu 2022. Elasticlave: An Efficient Memory Model for Enclaves. In USENIX\u201922."},{"key":"e_1_3_2_1_65_1","volume-title":"The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology","author":"Zaruba Florian","year":"2019","unstructured":"Florian Zaruba and Luca Benini . 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology . IEEE Trans. Very Large Scale Integr. Syst . ( 2019 ). Florian Zaruba and Luca Benini. 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology. IEEE Trans. Very Large Scale Integr. Syst. (2019)."},{"key":"e_1_3_2_1_66_1","unstructured":"Zeldovich 2008. Hardware Enforcement of Application Security Policies Using Tagged Memory. In OSDI\u201908.  Zeldovich 2008. Hardware Enforcement of Application Security Policies Using Tagged Memory. In OSDI\u201908."}],"event":{"name":"ASIA CCS '23: ACM ASIA Conference on Computer and Communications Security","location":"Melbourne VIC Australia","acronym":"ASIA CCS '23","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the ACM Asia Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579856.3595784","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:08:16Z","timestamp":1750183696000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579856.3595784"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,10]]},"references-count":66,"alternative-id":["10.1145\/3579856.3595784","10.1145\/3579856"],"URL":"https:\/\/doi.org\/10.1145\/3579856.3595784","relation":{},"subject":[],"published":{"date-parts":[[2023,7,10]]},"assertion":[{"value":"2023-07-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}