{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T18:08:51Z","timestamp":1785953331384,"version":"3.56.0"},"publisher-location":"New York, NY, USA","reference-count":88,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T00:00:00Z","timestamp":1688947200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000181","name":"Air Force Office of Scientific Research","doi-asserted-by":"publisher","award":["FA9550-20-1-0425"],"award-info":[{"award-number":["FA9550-20-1-0425"]}],"id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]},{"name":"CSIRO's Data61"},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR00112390029"],"award-info":[{"award-number":["HR00112390029"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"the Blavatnik ICRC at Tel-Aviv University"},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["EXC 2092 CASA - 390781972"],"award-info":[{"award-number":["EXC 2092 CASA - 390781972"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Phoenix HPC service at the University of Adelaide"},{"name":"Qualcomm"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1954712"],"award-info":[{"award-number":["CNS-1954712"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000923","name":"Australian Research Council","doi-asserted-by":"publisher","award":["DE200101577 and DP210102670"],"award-info":[{"award-number":["DE200101577 and DP210102670"]}],"id":[{"id":"10.13039\/501100000923","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,7,10]]},"DOI":"10.1145\/3579856.3595794","type":"proceedings-article","created":{"date-parts":[[2023,7,5]],"date-time":"2023-07-05T14:52:13Z","timestamp":1688568733000},"page":"163-176","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["CacheFX: A Framework for Evaluating Cache Security"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2720-9288","authenticated-orcid":false,"given":"Daniel","family":"Genkin","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1527-1519","authenticated-orcid":false,"given":"William","family":"Kosasih","sequence":"additional","affiliation":[{"name":"University of Adelaide, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8355-7028","authenticated-orcid":false,"given":"Fangfei","family":"Liu","sequence":"additional","affiliation":[{"name":"Intel Labs, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2865-2704","authenticated-orcid":false,"given":"Anna","family":"Trikalinou","sequence":"additional","affiliation":[{"name":"Microsoft, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8317-648X","authenticated-orcid":false,"given":"Thomas","family":"Unterluggauer","sequence":"additional","affiliation":[{"name":"Intel Labs, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0401-4197","authenticated-orcid":false,"given":"Yuval","family":"Yarom","sequence":"additional","affiliation":[{"name":"Ruhr University Bochum, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,7,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Onur Ac\u0131i\u00e7mez \u00c7etin\u00a0Kaya Ko\u00e7 and Jean-Pierre Seifert. 2007. Predicting Secret Keys Via Branch Prediction. In CT-RSA. 225\u2013242. Onur Ac\u0131i\u00e7mez \u00c7etin\u00a0Kaya Ko\u00e7 and Jean-Pierre Seifert. 2007. Predicting Secret Keys Via Branch Prediction. In CT-RSA. 225\u2013242.","DOI":"10.1007\/11967668_15"},{"key":"e_1_3_2_1_2_1","volume-title":"Cache-Timing Attacks on RSA Key Generation. TCHES 2019","author":"Aldaya Alejandro\u00a0Cabrera","year":"2019","unstructured":"Alejandro\u00a0Cabrera Aldaya , Cesar Pereida\u00a0Garc\u00eda , Luis\u00a0Manuel Alvarez\u00a0Tapia , and Billy\u00a0Bob Brumley . 2019 . Cache-Timing Attacks on RSA Key Generation. TCHES 2019 , 4 (2019), 213\u2013242. Alejandro\u00a0Cabrera Aldaya, Cesar Pereida\u00a0Garc\u00eda, Luis\u00a0Manuel Alvarez\u00a0Tapia, and Billy\u00a0Bob Brumley. 2019. Cache-Timing Attacks on RSA Key Generation. TCHES 2019, 4 (2019), 213\u2013242."},{"key":"e_1_3_2_1_3_1","first-page":"1110","article-title":"CaSA","volume":"2020","author":"Bourgeat Thomas","year":"2020","unstructured":"Thomas Bourgeat , Jules Drean , Yuheng Yang , Lillian Tsai , Joel Emer , and Mengjia Yan . 2020 . CaSA : End-to-end Quantitative Security Analysis of Randomly Mapped Caches. In MICRO 2020. 1110 \u2013 1123 . Thomas Bourgeat, Jules Drean, Yuheng Yang, Lillian Tsai, Joel Emer, and Mengjia Yan. 2020. CaSA: End-to-end Quantitative Security Analysis of Randomly Mapped Caches. In MICRO 2020. 1110\u20131123.","journal-title":"End-to-end Quantitative Security Analysis of Randomly Mapped Caches. In MICRO"},{"key":"e_1_3_2_1_4_1","unstructured":"Ferdinand Brasser Urs M\u00fcller Alexandra Dmitrienko Kari Kostiainen Srdjan Capkun and Ahmad-Reza Sadeghi. 2017. Software Grand Exposure: SGX Cache Attacks Are Practical. In WOOT. Ferdinand Brasser Urs M\u00fcller Alexandra Dmitrienko Kari Kostiainen Srdjan Capkun and Ahmad-Reza Sadeghi. 2017. Software Grand Exposure: SGX Cache Attacks Are Practical. In WOOT."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Billy\u00a0Bob Brumley. 2015. Cache Storage Attacks. In CT-RSA. 22\u201334. Billy\u00a0Bob Brumley. 2015. Cache Storage Attacks. In CT-RSA. 22\u201334.","DOI":"10.1007\/978-3-319-16715-2_2"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Billy\u00a0Bob Brumley and Risto\u00a0M. Hakala. 2009. Cache-Timing Template Attacks. In ASIACRYPT. 667\u2013684. Billy\u00a0Bob Brumley and Risto\u00a0M. Hakala. 2009. Cache-Timing Template Attacks. In ASIACRYPT. 667\u2013684.","DOI":"10.1007\/978-3-642-10366-7_39"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Chitchanok Chuengsatiansup Daniel Genkin Yuval Yarom and Zhiyuan Zhang. 2022. Side-Channeling the Kalyna Key Expansion. In CT-RSA. 272\u2013296. Chitchanok Chuengsatiansup Daniel Genkin Yuval Yarom and Zhiyuan Zhang. 2022. Side-Channeling the Kalyna Key Expansion. In CT-RSA. 272\u2013296.","DOI":"10.1007\/978-3-030-95312-6_12"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"David Cock Qian Ge Toby\u00a0C. Murray and Gernot Heiser. 2014. The Last Mile: An Empirical Study of Timing Channels on seL4. In CCS. 570\u2013581. David Cock Qian Ge Toby\u00a0C. Murray and Gernot Heiser. 2014. The Last Mile: An Empirical Study of Timing Channels on seL4. In CCS. 570\u2013581.","DOI":"10.1145\/2660267.2660294"},{"key":"e_1_3_2_1_9_1","volume-title":"TCHES 2018","author":"Dall Fergus","year":"2018","unstructured":"Fergus Dall , Gabrielle\u00a0De Micheli , Thomas Eisenbarth , Daniel Genkin , Nadia Heninger , Ahmad Moghimi , and Yuval Yarom . 2018 . CacheQuote: Efficiently Recovering Long-term Secrets of SGX EPID via Cache Attacks . TCHES 2018 , 2 (2018), 171\u2013191. Fergus Dall, Gabrielle\u00a0De Micheli, Thomas Eisenbarth, Daniel Genkin, Nadia Heninger, Ahmad Moghimi, and Yuval Yarom. 2018. CacheQuote: Efficiently Recovering Long-term Secrets of SGX EPID via Cache Attacks. TCHES 2018, 2 (2018), 171\u2013191."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"John Demme Robert Martin Adam Waksman and Simha Sethumadhavan. 2012. Side-channel vulnerability factor: A metric for measuring information leakage. In ISCA. 106\u2013117. John Demme Robert Martin Adam Waksman and Simha Sethumadhavan. 2012. Side-channel vulnerability factor: A metric for measuring information leakage. In ISCA. 106\u2013117.","DOI":"10.1145\/2366231.2337172"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.23"},{"key":"e_1_3_2_1_12_1","volume-title":"CSV. In Workshop on Duplicating, Deconstructing and Debunking.","author":"Demme John","year":"2014","unstructured":"John Demme and Simha Sethumadhavan . 2014 . Side-Channel Vulnerability Metrics: SVF vs . CSV. In Workshop on Duplicating, Deconstructing and Debunking. John Demme and Simha Sethumadhavan. 2014. Side-Channel Vulnerability Metrics: SVF vs. CSV. In Workshop on Duplicating, Deconstructing and Debunking."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Shuwen Deng Nikolay Matyunin Wenjie Xiong Stefan Katzenbeisser and Jakub Szefer. 2021. Evaluation of Cache Attacks on Arm Processors and Secure Caches. arxiv 2106.14054. Shuwen Deng Nikolay Matyunin Wenjie Xiong Stefan Katzenbeisser and Jakub Szefer. 2021. Evaluation of Cache Attacks on Arm Processors and Secure Caches. arxiv 2106.14054.","DOI":"10.1109\/TC.2021.3126150"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00075-9"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Shuwen Deng Wenjie Xiong and Jakub Szefer. 2020. A Benchmark Suite for Evaluating Caches\u2019 Vulnerability to Timing Attacks. In ASPLOS. ACM 683\u2013697. Shuwen Deng Wenjie Xiong and Jakub Szefer. 2020. A Benchmark Suite for Evaluating Caches\u2019 Vulnerability to Timing Attacks. In ASPLOS. ACM 683\u2013697.","DOI":"10.1145\/3373376.3378510"},{"key":"e_1_3_2_1_16_1","unstructured":"Craig Disselkoen David Kohlbrenner Leo Porter and Dean\u00a0M. Tullsen. 2017. Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX. In USENIX Sec. 51\u201367. Craig Disselkoen David Kohlbrenner Leo Porter and Dean\u00a0M. Tullsen. 2017. Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX. In USENIX Sec. 51\u201367."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Leonid Domnitser Nael\u00a0B. Abu-Ghazaleh and Dmitry Ponomarev. 2010. A Predictive Model for Cache-Based Side Channels in Multicore and Multithreaded Microprocessors. In MMM-ACNS. 70\u201385. Leonid Domnitser Nael\u00a0B. Abu-Ghazaleh and Dmitry Ponomarev. 2010. A Predictive Model for Cache-Based Side Channels in Multicore and Multithreaded Microprocessors. In MMM-ACNS. 70\u201385.","DOI":"10.1007\/978-3-642-14706-7_6"},{"key":"e_1_3_2_1_18_1","volume-title":"Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks. TACO 8, 4","author":"Domnitser Leonid","year":"2012","unstructured":"Leonid Domnitser , Aamer Jaleel , Jason Loew , Nael\u00a0 B. Abu-Ghazaleh , and Dmitry Ponomarev . 2012. Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks. TACO 8, 4 ( 2012 ), 35:1\u201335:21. Leonid Domnitser, Aamer Jaleel, Jason Loew, Nael\u00a0B. Abu-Ghazaleh, and Dmitry Ponomarev. 2012. Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks. TACO 8, 4 (2012), 35:1\u201335:21."},{"key":"e_1_3_2_1_19_1","unstructured":"Goran Doychev Dominik Feld Boris K\u00f6pf Laurent Mauborgne and Jan Reineke. 2013. CacheAudit: A Tool for the Static Analysis of Cache Side Channels. In USENIX Sec. 431\u2013446. Goran Doychev Dominik Feld Boris K\u00f6pf Laurent Mauborgne and Jan Reineke. 2013. CacheAudit: A Tool for the Static Analysis of Cache Side Channels. In USENIX Sec. 431\u2013446."},{"key":"e_1_3_2_1_20_1","first-page":"1","article-title":"Jump over ASLR: Attacking branch predictors to bypass ASLR","volume":"40","author":"Evtyushkin Dmitry","year":"2016","unstructured":"Dmitry Evtyushkin , Dmitry\u00a0 V. Ponomarev , and Nael\u00a0 B. Abu-Ghazaleh . 2016 . Jump over ASLR: Attacking branch predictors to bypass ASLR . In MICRO. 40 : 1 \u2013 40 :13. Dmitry Evtyushkin, Dmitry\u00a0V. Ponomarev, and Nael\u00a0B. Abu-Ghazaleh. 2016. Jump over ASLR: Attacking branch predictors to bypass ASLR. In MICRO. 40:1\u201340:13.","journal-title":"MICRO."},{"key":"e_1_3_2_1_21_1","first-page":"1","article-title":"Time Protection","volume":"1","author":"Ge Qian","year":"2019","unstructured":"Qian Ge , Yuval Yarom , Tom Chothia , and Gernot Heiser . 2019 . Time Protection : The Missing OS Abstraction. In EuroSys. 1 : 1 \u2013 1 :17. Qian Ge, Yuval Yarom, Tom Chothia, and Gernot Heiser. 2019. Time Protection: The Missing OS Abstraction. In EuroSys. 1:1\u20131:17.","journal-title":"The Missing OS Abstraction. In EuroSys."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"e_1_3_2_1_23_1","first-page":"1","article-title":"No Security Without Time Protection: We Need a New Hardware-Software Contract","volume":"1","author":"Ge Qian","year":"2018","unstructured":"Qian Ge , Yuval Yarom , and Gernot Heiser . 2018 . No Security Without Time Protection: We Need a New Hardware-Software Contract . In APSys. 1 : 1 \u2013 1 :9. Qian Ge, Yuval Yarom, and Gernot Heiser. 2018. No Security Without Time Protection: We Need a New Hardware-Software Contract. In APSys. 1:1\u20131:9.","journal-title":"APSys."},{"key":"e_1_3_2_1_24_1","volume-title":"TCHES 2020","author":"Genkin Daniel","year":"2020","unstructured":"Daniel Genkin , Romain Poussier , Rui\u00a0Qi Sim , Yuval Yarom , and Yuanjing Zhao . 2020 . Cache vs. Key-Dependency: Side Channeling an Implementation of Pilsung . TCHES 2020 , 1 (2020), 231\u2013255. Daniel Genkin, Romain Poussier, Rui\u00a0Qi Sim, Yuval Yarom, and Yuanjing Zhao. 2020. Cache vs. Key-Dependency: Side Channeling an Implementation of Pilsung. TCHES 2020, 1 (2020), 231\u2013255."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Tara Ghasempouri Jaan Raik Kolin Paul Cezar Reinbrecht Said Hamdioui and Mottaqiallah Taouil. 2020. A Security Verification Template to Assess Cache Architecture Vulnerabilities. In DDECS. 1\u20136. Tara Ghasempouri Jaan Raik Kolin Paul Cezar Reinbrecht Said Hamdioui and Mottaqiallah Taouil. 2020. A Security Verification Template to Assess Cache Architecture Vulnerabilities. In DDECS. 1\u20136.","DOI":"10.1109\/DDECS50862.2020.9095707"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1006\/jagm.1997.0913"},{"key":"e_1_3_2_1_27_1","unstructured":"Ben Gras Kaveh Razavi Herbert Bos and Cristiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Sec. 955\u2013972. Ben Gras Kaveh Razavi Herbert Bos and Cristiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Sec. 955\u2013972."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Ben Gras Kaveh Razavi Erik Bosman Herbert Bos and Cristiano Giuffrida. 2017. ASLR on the Line: Practical Cache Attacks on the MMU. In NDSS. Ben Gras Kaveh Razavi Erik Bosman Herbert Bos and Cristiano Giuffrida. 2017. ASLR on the Line: Practical Cache Attacks on the MMU. In NDSS.","DOI":"10.14722\/ndss.2017.23271"},{"key":"e_1_3_2_1_29_1","unstructured":"Marc Green Leandro\u00a0Rodrigues Lima Andreas Zankl Gorka Irazoqui Johann Heyszl and Thomas Eisenbarth. 2017. AutoLock: Why Cache Attacks on ARM Are Harder Than You Think. In USENIX Sec. 1075\u20131091. Marc Green Leandro\u00a0Rodrigues Lima Andreas Zankl Gorka Irazoqui Johann Heyszl and Thomas Eisenbarth. 2017. AutoLock: Why Cache Attacks on ARM Are Harder Than You Think. In USENIX Sec. 1075\u20131091."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"Leon Groot\u00a0Bruinderink Andreas H\u00fclsing Tanja Lange and Yuval Yarom. 2016. Flush Gauss and Reload - A Cache Attack on the BLISS Lattice-Based Signature Scheme. In CHES. 323\u2013345. Leon Groot\u00a0Bruinderink Andreas H\u00fclsing Tanja Lange and Yuval Yarom. 2016. Flush Gauss and Reload - A Cache Attack on the BLISS Lattice-Based Signature Scheme. In CHES. 323\u2013345.","DOI":"10.1007\/978-3-662-53140-2_16"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice Klaus Wagner and Stefan Mangard. 2016. Flush+Flush: A Fast and Stealthy Cache Attack. In DIMVA. 279\u2013299. Daniel Gruss Cl\u00e9mentine Maurice Klaus Wagner and Stefan Mangard. 2016. Flush+Flush: A Fast and Stealthy Cache Attack. In DIMVA. 279\u2013299.","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_32_1","unstructured":"Daniel Gruss Raphael Spreitzer and Stefan Mangard. 2015. Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches. In USENIX Sec. 897\u2013912. Daniel Gruss Raphael Spreitzer and Stefan Mangard. 2015. Cache Template Attacks: Automating Attacks on Inclusive Last-Level Caches. In USENIX Sec. 897\u2013912."},{"key":"e_1_3_2_1_33_1","volume-title":"Cache Games - Bringing Access-Based Cache Attacks on AES to Practice","author":"Gullasch David","unstructured":"David Gullasch , Endre Bangerter , and Stephan Krenn . 2011. Cache Games - Bringing Access-Based Cache Attacks on AES to Practice . In IEEE SP. 490\u2013505. David Gullasch, Endre Bangerter, and Stephan Krenn. 2011. Cache Games - Bringing Access-Based Cache Attacks on AES to Practice. In IEEE SP. 490\u2013505."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"crossref","unstructured":"Zecheng He and Ruby\u00a0B. Lee. 2017. How secure is your cache against side-channel attacks?. In MICRO. 341\u2013353. Zecheng He and Ruby\u00a0B. Lee. 2017. How secure is your cache against side-channel attacks?. In MICRO. 341\u2013353.","DOI":"10.1145\/3123939.3124546"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Ralf Hund Carsten Willems and Thorsten Holz. 2013. Practical Timing Side Channel Attacks Against Kernel Space ASLR. In NDSS. Ralf Hund Carsten Willems and Thorsten Holz. 2013. Practical Timing Side Channel Attacks Against Kernel Space ASLR. In NDSS.","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"Mehmet\u00a0Sinan Inci Berk G\u00fclmezoglu Gorka Irazoqui Thomas Eisenbarth and Berk Sunar. 2016. Cache Attacks Enable Bulk Key Recovery on the Cloud. In CHES. 368\u2013388. Mehmet\u00a0Sinan Inci Berk G\u00fclmezoglu Gorka Irazoqui Thomas Eisenbarth and Berk Sunar. 2016. Cache Attacks Enable Bulk Key Recovery on the Cloud. In CHES. 368\u2013388.","DOI":"10.1007\/978-3-662-53140-2_18"},{"key":"e_1_3_2_1_37_1","volume-title":"A Shared Cache Attack That Works across Cores and Defies VM Sandboxing - and Its Application to AES","author":"Irazoqui\u00a0Apecechea Gorka","unstructured":"Gorka Irazoqui\u00a0Apecechea , Thomas Eisenbarth , and Berk Sunar . 2015. S$A : A Shared Cache Attack That Works across Cores and Defies VM Sandboxing - and Its Application to AES . In IEEE SP. 591\u2013604. Gorka Irazoqui\u00a0Apecechea, Thomas Eisenbarth, and Berk Sunar. 2015. S$A: A Shared Cache Attack That Works across Cores and Defies VM Sandboxing - and Its Application to AES. In IEEE SP. 591\u2013604."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0062-1"},{"key":"e_1_3_2_1_39_1","unstructured":"Daniel Katzman William Kosasih Chitchanok Chuengsatiansup Eyal Ronen and Yuval Yarom. 2023. The Gates of Time: Improving Cache Attacks with Transient Execution. In USENIX Security. Daniel Katzman William Kosasih Chitchanok Chuengsatiansup Eyal Ronen and Yuval Yarom. 2023. The Gates of Time: Improving Cache Attacks with Transient Execution. In USENIX Security."},{"key":"e_1_3_2_1_40_1","first-page":"1","article-title":"RIC","volume":"7","author":"Kayaalp Mehmet","year":"2017","unstructured":"Mehmet Kayaalp , Khaled\u00a0 N. Khasawneh , Hodjat\u00a0Asghari Esfeden , Jesse Elwell , Nael\u00a0 B. Abu-Ghazaleh , Dmitry\u00a0 V. Ponomarev , and Aamer Jaleel . 2017 . RIC : Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks. In DAC. 7 : 1 \u2013 7 :6. Mehmet Kayaalp, Khaled\u00a0N. Khasawneh, Hodjat\u00a0Asghari Esfeden, Jesse Elwell, Nael\u00a0B. Abu-Ghazaleh, Dmitry\u00a0V. Ponomarev, and Aamer Jaleel. 2017. RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks. In DAC. 7:1\u20137:6.","journal-title":"Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks. In DAC."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Boris K\u00f6pf Laurent Mauborgne and Mart\u00edn\" Ochoa. 2012. Automatic Quantification of Cache Side-Channels. In Computer Aided Verification. Boris K\u00f6pf Laurent Mauborgne and Mart\u00edn\" Ochoa. 2012. Automatic Quantification of Cache Side-Channels. In Computer Aided Verification.","DOI":"10.1007\/978-3-642-31424-7_40"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"e_1_3_2_1_43_1","volume-title":"Last-Level Cache Side-Channel Attacks are Practical","author":"Liu Fangfei","unstructured":"Fangfei Liu , Yuval Yarom , Qian Ge , Gernot Heiser , and Ruby\u00a0 B. Lee . 2015. Last-Level Cache Side-Channel Attacks are Practical . In IEEE SP. 605\u2013622. Fangfei Liu, Yuval Yarom, Qian Ge, Gernot Heiser, and Ruby\u00a0B. Lee. 2015. Last-Level Cache Side-Channel Attacks are Practical. In IEEE SP. 605\u2013622."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Cl\u00e9mentine Maurice Christoph Neumann Olivier Heen and Aur\u00e9lien Francillon. 2015. C5: Cross-Cores Cache Covert Channel. In DIMVA. 46\u201364. Cl\u00e9mentine Maurice Christoph Neumann Olivier Heen and Aur\u00e9lien Francillon. 2015. C5: Cross-Cores Cache Covert Channel. In DIMVA. 46\u201364.","DOI":"10.1007\/978-3-319-20550-2_3"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"Cl\u00e9mentine Maurice Nicolas\u00a0Le Scouarnec Christoph Neumann Olivier Heen and Aur\u00e9lien Francillon. 2015. Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters. In RAID. 48\u201365. Cl\u00e9mentine Maurice Nicolas\u00a0Le Scouarnec Christoph Neumann Olivier Heen and Aur\u00e9lien Francillon. 2015. Reverse Engineering Intel Last-Level Cache Complex Addressing Using Performance Counters. In RAID. 48\u201365.","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"crossref","unstructured":"Cl\u00e9mentine Maurice Manuel Weber Michael Schwarz Lukas Giner Daniel Gruss Carlo\u00a0Alberto Boano Stefan Mangard and Kay R\u00f6mer. 2017. Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud. In NDSS. Cl\u00e9mentine Maurice Manuel Weber Michael Schwarz Lukas Giner Daniel Gruss Carlo\u00a0Alberto Boano Stefan Mangard and Kay R\u00f6mer. 2017. Hello from the Other Side: SSH over Robust Cache Covert Channels in the Cloud. In NDSS.","DOI":"10.14722\/ndss.2017.23294"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"crossref","unstructured":"Ahmad Moghimi Gorka Irazoqui and Thomas Eisenbarth. 2017. CacheZoom: How SGX Amplifies the Power of Cache Attacks. In CHES. 69\u201390. Ahmad Moghimi Gorka Irazoqui and Thomas Eisenbarth. 2017. CacheZoom: How SGX Amplifies the Power of Cache Attacks. In CHES. 69\u201390.","DOI":"10.1007\/978-3-319-66787-4_4"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"Yossef Oren Vasileios\u00a0P. Kemerlis Simha Sethumadhavan and Angelos\u00a0D. Keromytis. 2015. The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications. In ACM CCS. 1406\u20131418. Yossef Oren Vasileios\u00a0P. Kemerlis Simha Sethumadhavan and Angelos\u00a0D. Keromytis. 2015. The Spy in the Sandbox: Practical Cache Attacks in JavaScript and their Implications. In ACM CCS. 1406\u20131418.","DOI":"10.1145\/2810103.2813708"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"Dag\u00a0Arne Osvik Adi Shamir and Eran Tromer. 2006. Cache Attacks and Countermeasures: The Case of AES. In CT-RSA. 1\u201320. Dag\u00a0Arne Osvik Adi Shamir and Eran Tromer. 2006. Cache Attacks and Countermeasures: The Case of AES. In CT-RSA. 1\u201320.","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_51_1","unstructured":"Dan Page. 2002. Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel. ePrint 2002\/169. Dan Page. 2002. Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel. ePrint 2002\/169."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"crossref","unstructured":"Biswabandan Panda. 2019. Fooling the Sense of Cross-Core Last-Level Cache Eviction Based Attacker by Prefetching Common Sense. In PACT. 138\u2013150. Biswabandan Panda. 2019. Fooling the Sense of Cross-Core Last-Level Cache Eviction Based Attacker by Prefetching Common Sense. In PACT. 138\u2013150.","DOI":"10.1109\/PACT.2019.00019"},{"key":"e_1_3_2_1_53_1","volume-title":"BSDCan","author":"Percival Colin","year":"2005","unstructured":"Colin Percival . 2005. Cache Missing for Fun and Profit . In BSDCan 2005 . http:\/\/css.csail.mit.edu\/6.858\/2014\/readings\/ht-cache.pdf Colin Percival. 2005. Cache Missing for Fun and Profit. In BSDCan 2005. http:\/\/css.csail.mit.edu\/6.858\/2014\/readings\/ht-cache.pdf"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"crossref","unstructured":"Peter Pessl Leon Groot\u00a0Bruinderink and Yuval Yarom. 2017. To BLISS-B or not to be: Attacking strongSwan\u2019s Implementation of Post-Quantum Signatures. In ACM CCS. 1843\u20131855. Peter Pessl Leon Groot\u00a0Bruinderink and Yuval Yarom. 2017. To BLISS-B or not to be: Attacking strongSwan\u2019s Implementation of Post-Quantum Signatures. In ACM CCS. 1843\u20131855.","DOI":"10.1145\/3133956.3134023"},{"key":"e_1_3_2_1_55_1","volume-title":"Systematic Analysis of Randomization-based Protected Cache Architectures","author":"Purnal Antoon","unstructured":"Antoon Purnal , Lukas Giner , Daniel Gruss , and Ingrid Verbauwhede . 2021. Systematic Analysis of Randomization-based Protected Cache Architectures . In IEEE SP. Antoon Purnal, Lukas Giner, Daniel Gruss, and Ingrid Verbauwhede. 2021. Systematic Analysis of Randomization-based Protected Cache Architectures. In IEEE SP."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"crossref","unstructured":"Antoon Purnal Furkan Turan and Ingrid Verbauwhede. 2021. Prime+Scope: Overcoming the Observer Effect for High-Precision Cache Contention Attacks. In CCS. 2906\u20132920. Antoon Purnal Furkan Turan and Ingrid Verbauwhede. 2021. Prime+Scope: Overcoming the Observer Effect for High-Precision Cache Contention Attacks. In CCS. 2906\u20132920.","DOI":"10.1145\/3460120.3484816"},{"key":"e_1_3_2_1_57_1","volume-title":"CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping. In MICRO. 775\u2013787.","author":"Qureshi K.","year":"2018","unstructured":"Moinuddin\u00a0 K. Qureshi . 2018 . CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping. In MICRO. 775\u2013787. Moinuddin\u00a0K. Qureshi. 2018. CEASER: Mitigating Conflict-Based Cache Attacks via Encrypted-Address and Remapping. In MICRO. 775\u2013787."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"crossref","unstructured":"Moinuddin\u00a0K. Qureshi. 2019. New attacks and defense for encrypted-address cache. In ISCA. 360\u2013371. Moinuddin\u00a0K. Qureshi. 2019. New attacks and defense for encrypted-address cache. In ISCA. 360\u2013371.","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"crossref","unstructured":"Thomas Ristenpart Eran Tromer Hovav Shacham and Stefan Savage. 2009. Hey you get off of my cloud: exploring information leakage in third-party compute clouds. In ACM CCS. 199\u2013212. Thomas Ristenpart Eran Tromer Hovav Shacham and Stefan Savage. 2009. Hey you get off of my cloud: exploring information leakage in third-party compute clouds. In ACM CCS. 199\u2013212.","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_60_1","volume-title":"The 9 Lives of Bleichenbacher\u2019s CAT: New Cache ATtacks on TLS Implementations","author":"Ronen Eyal","unstructured":"Eyal Ronen , Robert Gillham , Daniel Genkin , Adi Shamir , David Wong , and Yuval Yarom . 2019. The 9 Lives of Bleichenbacher\u2019s CAT: New Cache ATtacks on TLS Implementations . In IEEE SP. 435\u2013452. Eyal Ronen, Robert Gillham, Daniel Genkin, Adi Shamir, David Wong, and Yuval Yarom. 2019. The 9 Lives of Bleichenbacher\u2019s CAT: New Cache ATtacks on TLS Implementations. In IEEE SP. 435\u2013452."},{"key":"e_1_3_2_1_61_1","unstructured":"Martin Schwarzl Erik Kraft and Daniel Gruss. 2022. Layered Binary Templating: Efficient Detection of Compiler- and Linker-introduced Leakage. arxiv 2208.02093. Martin Schwarzl Erik Kraft and Daniel Gruss. 2022. Layered Binary Templating: Efficient Detection of Compiler- and Linker-introduced Leakage. arxiv 2208.02093."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"crossref","unstructured":"Andr\u00e9 Seznec. 1993. A Case for Two-Way Skewed-Associative Caches. In ISCA. 169\u2013178. Andr\u00e9 Seznec. 1993. A Case for Two-Way Skewed-Associative Caches. In ISCA. 169\u2013178.","DOI":"10.1145\/173682.165152"},{"key":"e_1_3_2_1_63_1","first-page":"2863","article-title":"Prime+Probe 1","author":"Shusterman Anatoly","year":"2021","unstructured":"Anatoly Shusterman , Ayush Agarwal , Sioli O\u2019Connell , Daniel Genkin , Yossi Oren , and Yuval Yarom . 2021 . Prime+Probe 1 , JavaScript 0: Overcoming Browser-based Side-Channel Defenses. In USENIX Sec. 2863 \u2013 2880 . Anatoly Shusterman, Ayush Agarwal, Sioli O\u2019Connell, Daniel Genkin, Yossi Oren, and Yuval Yarom. 2021. Prime+Probe 1, JavaScript 0: Overcoming Browser-based Side-Channel Defenses. In USENIX Sec. 2863\u20132880.","journal-title":"JavaScript 0: Overcoming Browser-based Side-Channel Defenses. In USENIX Sec."},{"key":"e_1_3_2_1_64_1","first-page":"2042","article-title":"Website Fingerprinting Through the Cache Occupancy Channel and its Real World Practicality","volume":"18","author":"Shusterman Anatoly","year":"2021","unstructured":"Anatoly Shusterman , Zohar Avraham , Eliezer Croitoru , Yarden Haskal , Lachlan Kang , Dvir Levi , Yosef Meltser , Prateek Mittal , Yossi Oren , and Yuval Yarom . 2021 . Website Fingerprinting Through the Cache Occupancy Channel and its Real World Practicality . TDSC 18 , 5 (2021), 2042 \u2013 2060 . Anatoly Shusterman, Zohar Avraham, Eliezer Croitoru, Yarden Haskal, Lachlan Kang, Dvir Levi, Yosef Meltser, Prateek Mittal, Yossi Oren, and Yuval Yarom. 2021. Website Fingerprinting Through the Cache Occupancy Channel and its Real World Practicality. TDSC 18, 5 (2021), 2042\u20132060.","journal-title":"TDSC"},{"key":"e_1_3_2_1_65_1","unstructured":"Anatoly Shusterman Lachlan Kang Yarden Haskal Yosef Meltser Prateek Mittal Yossi Oren and Yuval Yarom. 2019. Robust Website Fingerprinting Through the Cache Occupancy Channel. In USENIX Sec. 639\u2013656. Anatoly Shusterman Lachlan Kang Yarden Haskal Yosef Meltser Prateek Mittal Yossi Oren and Yuval Yarom. 2019. Robust Website Fingerprinting Through the Cache Occupancy Channel. In USENIX Sec. 639\u2013656."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"crossref","unstructured":"Florian Sieck Sebastian Berndt Jan Wichelmann and Thomas Eisenbarth. 2021. Util: : Lookup: Exploiting Key Decoding in Cryptographic Libraries. In CCS. ACM 2456\u20132473. Florian Sieck Sebastian Berndt Jan Wichelmann and Thomas Eisenbarth. 2021. Util: : Lookup: Exploiting Key Decoding in Cryptographic Libraries. In CCS. ACM 2456\u20132473.","DOI":"10.1145\/3460120.3484783"},{"key":"e_1_3_2_1_67_1","unstructured":"Qinhan Tan Zhihua Zeng Kai Bu and Kui Ren. 2020. PhantomCache: Obfuscating Cache Conflicts with Localized Randomization. In NDSS. Qinhan Tan Zhihua Zeng Kai Bu and Kui Ren. 2020. PhantomCache: Obfuscating Cache Conflicts with Localized Randomization. In NDSS."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"crossref","unstructured":"Yukiyasu Tsunoo Teruo Saito Tomoyasu Suzaki Maki Shigeri and Hiroshi Miyauchi. 2003. Cryptanalysis of DES Implemented on Computers with Cache. In CHES. 62\u201376. Yukiyasu Tsunoo Teruo Saito Tomoyasu Suzaki Maki Shigeri and Hiroshi Miyauchi. 2003. Cryptanalysis of DES Implemented on Computers with Cache. In CHES. 62\u201376.","DOI":"10.1007\/978-3-540-45238-6_6"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"crossref","unstructured":"Yukiyasu Tsunoo Etsuko Tsujihara Kazuhiko Minematsu and Hiroshi Miyauchi. 2002. Cryptanalysis of Block Ciphers Implemented on Computers with Cache. In ISITIA. Yukiyasu Tsunoo Etsuko Tsujihara Kazuhiko Minematsu and Hiroshi Miyauchi. 2002. Cryptanalysis of Block Ciphers Implemented on Computers with Cache. In ISITIA.","DOI":"10.1007\/978-3-540-45238-6_6"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"crossref","unstructured":"Leif Uhsadel Andy Georges and Ingrid Verbauwhede. 2008. Exploiting Hardware Performance Counters. In FDTC. 59\u201367. Leif Uhsadel Andy Georges and Ingrid Verbauwhede. 2008. Exploiting Hardware Performance Counters. In FDTC. 59\u201367.","DOI":"10.1109\/FDTC.2008.19"},{"key":"e_1_3_2_1_71_1","volume-title":"CacheOut: Leaking Data on Intel CPUs via Cache Evictions","author":"van Schaik Stephan","unstructured":"Stephan van Schaik , Marina Minkin , Andrew Kwong , Daniel Genkin , and Yuval Yarom . 2021. CacheOut: Leaking Data on Intel CPUs via Cache Evictions . In IEEE SP. 339\u2013354. Stephan van Schaik, Marina Minkin, Andrew Kwong, Daniel Genkin, and Yuval Yarom. 2021. CacheOut: Leaking Data on Intel CPUs via Cache Evictions. In IEEE SP. 339\u2013354."},{"key":"e_1_3_2_1_72_1","first-page":"1","article-title":"RevAnC","volume":"3","author":"van Schaik Stephan","year":"2017","unstructured":"Stephan van Schaik , Kaveh Razavi , Ben Gras , Herbert Bos , and Cristiano Giuffrida . 2017 . RevAnC : A Framework for Reverse Engineering Hardware Page Table Caches. In EUROSEC. 3 : 1 \u2013 3 :6. Stephan van Schaik, Kaveh Razavi, Ben Gras, Herbert Bos, and Cristiano Giuffrida. 2017. RevAnC: A Framework for Reverse Engineering Hardware Page Table Caches. In EUROSEC. 3:1\u20133:6.","journal-title":"In EUROSEC."},{"key":"e_1_3_2_1_73_1","volume-title":"Flushgeist: Cache Leaks from Beyond the Flush. arxiv","author":"Vila Pepe","year":"2020","unstructured":"Pepe Vila , Andreas Abel , Marco Guarnieri , Boris K\u00f6pf , and Jan Reineke . 2020 . Flushgeist: Cache Leaks from Beyond the Flush. arxiv 2005.13853. Pepe Vila, Andreas Abel, Marco Guarnieri, Boris K\u00f6pf, and Jan Reineke. 2020. Flushgeist: Cache Leaks from Beyond the Flush. arxiv 2005.13853."},{"key":"e_1_3_2_1_74_1","volume-title":"Theory and Practice of Finding Eviction Sets","author":"Vila Pepe","unstructured":"Pepe Vila , Boris K\u00f6pf , and Jos\u00e9\u00a0 F. Morales . 2019. Theory and Practice of Finding Eviction Sets . In IEEE SP. 39\u201354. Pepe Vila, Boris K\u00f6pf, and Jos\u00e9\u00a0F. Morales. 2019. Theory and Practice of Finding Eviction Sets. In IEEE SP. 39\u201354."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2955282"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"crossref","unstructured":"Zhenghong Wang and Ruby\u00a0B. Lee. 2007. New cache designs for thwarting software cache-based side channel attacks. In ISCA. 494\u2013505. Zhenghong Wang and Ruby\u00a0B. Lee. 2007. New cache designs for thwarting software cache-based side channel attacks. In ISCA. 494\u2013505.","DOI":"10.1145\/1273440.1250723"},{"key":"e_1_3_2_1_77_1","unstructured":"Mario Werner Thomas Unterluggauer Lukas Giner Michael Schwarz Daniel Gruss and Stefan Mangard. 2019. ScatterCache: Thwarting Cache Attacks via Cache Set Randomization. In USENIX Sec. 675\u2013692. Mario Werner Thomas Unterluggauer Lukas Giner Michael Schwarz Daniel Gruss and Stefan Mangard. 2019. ScatterCache: Thwarting Cache Attacks via Cache Set Randomization. In USENIX Sec. 675\u2013692."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"crossref","unstructured":"Wenjie Xiong and Jakub Szefer. 2020. Leaking Information Through Cache LRU States. In HPCA. 139\u2013152. Wenjie Xiong and Jakub Szefer. 2020. Leaking Information Through Cache LRU States. In HPCA. 139\u2013152.","DOI":"10.1109\/HPCA47549.2020.00021"},{"key":"e_1_3_2_1_79_1","volume-title":"Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures. In USENIX Sec.","author":"Yan Mengjia","year":"2020","unstructured":"Mengjia Yan , Christopher\u00a0 W. Fletcher , and Josep Torrellas . 2020 . Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures. In USENIX Sec. Mengjia Yan, Christopher\u00a0W. Fletcher, and Josep Torrellas. 2020. Cache Telepathy: Leveraging Shared Resource Attacks to Learn DNN Architectures. In USENIX Sec."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"crossref","unstructured":"Mengjia Yan Bhargava Gopireddy Thomas Shull and Josep Torrellas. 2017. Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Atacks. In ISCA. 347\u2013360. Mengjia Yan Bhargava Gopireddy Thomas Shull and Josep Torrellas. 2017. Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Atacks. In ISCA. 347\u2013360.","DOI":"10.1145\/3140659.3080222"},{"key":"e_1_3_2_1_81_1","volume-title":"Attack Directories","author":"Yan Mengjia","unstructured":"Mengjia Yan , Read Sprabery , Bhargava Gopireddy , Christopher\u00a0 W. Fletcher , Roy\u00a0 H. Campbell , and Josep Torrellas . 2019. Attack Directories , Not Caches : Side Channel Attacks in a Non-Inclusive World. In IEEE SP. 888\u2013904. Mengjia Yan, Read Sprabery, Bhargava Gopireddy, Christopher\u00a0W. Fletcher, Roy\u00a0H. Campbell, and Josep Torrellas. 2019. Attack Directories, Not Caches: Side Channel Attacks in a Non-Inclusive World. In IEEE SP. 888\u2013904."},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"crossref","unstructured":"Mengjia Yan Jen-Yang Wen Christopher\u00a0W. Fletcher and Josep Torrellas. 2019. SecDir: a secure directory to defeat directory side-channel attacks. In ISCA. 332\u2013345. Mengjia Yan Jen-Yang Wen Christopher\u00a0W. Fletcher and Josep Torrellas. 2019. SecDir: a secure directory to defeat directory side-channel attacks. In ISCA. 332\u2013345.","DOI":"10.1145\/3307650.3326635"},{"key":"e_1_3_2_1_83_1","unstructured":"Yuval Yarom and Katrina Falkner. 2014. Flush+Reload: A High Resolution Low Noise L3 Cache Side-Channel Attack. In USENIX Sec. 719\u2013732. Yuval Yarom and Katrina Falkner. 2014. Flush+Reload: A High Resolution Low Noise L3 Cache Side-Channel Attack. In USENIX Sec. 719\u2013732."},{"key":"e_1_3_2_1_84_1","unstructured":"Yuval Yarom Qian Ge Fangfei Liu Ruby\u00a0B. Lee and Gernot Heiser. 2015. Mapping the Intel Last-Level Cache. Yuval Yarom Qian Ge Fangfei Liu Ruby\u00a0B. Lee and Gernot Heiser. 2015. Mapping the Intel Last-Level Cache."},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0152-y"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"crossref","unstructured":"Tianwei Zhang and Ruby\u00a0B. Lee. 2014. New models of cache architectures characterizing information leakage from cache side channels. In ACSAC Charles N.\u00a0Payne Jr. Adam Hahn Kevin R.\u00a0B. Butler and Micah Sherr (Eds.). 96\u2013105. Tianwei Zhang and Ruby\u00a0B. Lee. 2014. New models of cache architectures characterizing information leakage from cache side channels. In ACSAC Charles N.\u00a0Payne Jr. Adam Hahn Kevin R.\u00a0B. Butler and Micah Sherr (Eds.). 96\u2013105.","DOI":"10.1145\/2664243.2664273"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"crossref","unstructured":"Tianwei Zhang Fangfei Liu Si Chen and Ruby\u00a0B. Lee. 2013. Side channel vulnerability metrics: the promise and the pitfalls. In HASP@ISCA. 2. Tianwei Zhang Fangfei Liu Si Chen and Ruby\u00a0B. Lee. 2013. Side channel vulnerability metrics: the promise and the pitfalls. In HASP@ISCA. 2.","DOI":"10.1145\/2487726.2487728"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"crossref","unstructured":"Tianwei Zhang Yinqian Zhang and Ruby\u00a0B. Lee. 2018. Analyzing Cache Side Channels Using Deep Neural Networks. In ACSAC. 174\u2013186. Tianwei Zhang Yinqian Zhang and Ruby\u00a0B. Lee. 2018. Analyzing Cache Side Channels Using Deep Neural Networks. In ACSAC. 174\u2013186.","DOI":"10.1145\/3274694.3274715"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1162\/NECO_a_00646"}],"event":{"name":"ASIA CCS '23: ACM ASIA Conference on Computer and Communications Security","location":"Melbourne VIC Australia","acronym":"ASIA CCS '23","sponsor":["SIGSAC ACM Special Interest Group on Security, Audit, and Control"]},"container-title":["Proceedings of the ACM Asia Conference on Computer and Communications Security"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579856.3595794","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3579856.3595794","content-type":"text\/html","content-version":"vor","intended-application":"syndication"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:08:17Z","timestamp":1750183697000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3579856.3595794"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,10]]},"references-count":88,"alternative-id":["10.1145\/3579856.3595794","10.1145\/3579856"],"URL":"https:\/\/doi.org\/10.1145\/3579856.3595794","relation":{},"subject":[],"published":{"date-parts":[[2023,7,10]]},"assertion":[{"value":"2023-07-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}