{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T16:45:49Z","timestamp":1775493949198,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":73,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,11,11]],"date-time":"2023-11-11T00:00:00Z","timestamp":1699660800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,11,12]]},"DOI":"10.1145\/3581784.3607081","type":"proceedings-article","created":{"date-parts":[[2023,11,14]],"date-time":"2023-11-14T21:47:06Z","timestamp":1699998426000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["Unity ECC: Unified Memory Protection Against Bit and Chip Errors"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-1673-1931","authenticated-orcid":false,"given":"Dongwhee","family":"Kim","sequence":"first","affiliation":[{"name":"Sungkyunkwan University, Suwon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-7173-0007","authenticated-orcid":false,"given":"Jaeyoon","family":"Lee","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University, Suwon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5837-3641","authenticated-orcid":false,"given":"Wonyeong","family":"Jung","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University, Suwon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6537-2065","authenticated-orcid":false,"given":"Michael","family":"Sullivan","sequence":"additional","affiliation":[{"name":"Nvidia, Santa Clara, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1587-0677","authenticated-orcid":false,"given":"Jungrae","family":"Kim","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University, Suwon, South Korea"}]}],"member":"320","published-online":{"date-parts":[[2023,11,11]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/2534500"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358325"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"e_1_3_2_1_6_1","volume-title":"On a class of error correcting binary group codes. Information and control 3, 1","author":"Bose Raj Chandra","year":"1960","unstructured":"Raj Chandra Bose and Dwijendra K Ray-Chaudhuri . 1960. On a class of error correcting binary group codes. Information and control 3, 1 ( 1960 ), 68--79. Raj Chandra Bose and Dwijendra K Ray-Chaudhuri. 1960. On a class of error correcting binary group codes. Information and control 3, 1 (1960), 68--79."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"key":"e_1_3_2_1_8_1","volume-title":"DRAMPower: Open-source DRAM power & energy estimation tool. URL: http:\/\/www.drampower.info 22","author":"Chandrasekar Karthik","year":"2012","unstructured":"Karthik Chandrasekar , Christian Weis , Yonghui Li , Benny Akesson , Norbert Wehn , and Kees Goossens . 2012. DRAMPower: Open-source DRAM power & energy estimation tool. URL: http:\/\/www.drampower.info 22 ( 2012 ). Karthik Chandrasekar, Christian Weis, Yonghui Li, Benny Akesson, Norbert Wehn, and Kees Goossens. 2012. DRAMPower: Open-source DRAM power & energy estimation tool. URL: http:\/\/www.drampower.info 22 (2012)."},{"key":"e_1_3_2_1_9_1","volume-title":"Understanding and improving the latency of DRAM-based memory systems. Ph. D. Dissertation","author":"Chang Kevin K","unstructured":"Kevin K Chang . 2017. Understanding and improving the latency of DRAM-based memory systems. Ph. D. Dissertation . Carnegie Mellon University . Kevin K Chang. 2017. Understanding and improving the latency of DRAM-based memory systems. Ph. D. Dissertation. Carnegie Mellon University."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3084447"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818961"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2957758","article-title":"RATT-ECC: Rate adaptive two-tiered error correction codes for reliable 3D die-stacked memory","volume":"13","author":"Chen Hsing-Min","year":"2016","unstructured":"Hsing-Min Chen , Carole-Jean Wu , Trevor Mudge , and Chaitali Chakrabarti . 2016 . RATT-ECC: Rate adaptive two-tiered error correction codes for reliable 3D die-stacked memory . ACM Transactions on Architecture and Code Optimization (TACO) 13 , 3 (2016), 1 -- 24 . Hsing-Min Chen, Carole-Jean Wu, Trevor Mudge, and Chaitali Chakrabarti. 2016. RATT-ECC: Rate adaptive two-tiered error correction codes for reliable 3D die-stacked memory. ACM Transactions on Architecture and Code Optimization (TACO) 13, 3 (2016), 1--24.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_14_1","volume-title":"CPU2006","author":"SPEC","year":"2006","unstructured":"SPEC CPU2006 . 2006 . Standard performance evaluation corporation. SPEC CPU2006. 2006. Standard performance evaluation corporation."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950392"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.40"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2934048"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00064"},{"key":"e_1_3_2_1_20_1","unstructured":"Sudhanva Gurumurthi. 2020. Advanced Memory Device Correction (AMDC) for Servers. https:\/\/www.amd.com\/system\/files\/documents\/advanced-memory-device-correction.pdf  Sudhanva Gurumurthi. 2020. Advanced Memory Device Correction (AMDC) for Servers. https:\/\/www.amd.com\/system\/files\/documents\/advanced-memory-device-correction.pdf"},{"key":"e_1_3_2_1_21_1","volume-title":"Error detecting and error correcting codes. The Bell system technical journal 29, 2","author":"Hamming Richard W","year":"1950","unstructured":"Richard W Hamming . 1950. Error detecting and error correcting codes. The Bell system technical journal 29, 2 ( 1950 ), 147--160. Richard W Hamming. 1950. Error detecting and error correcting codes. The Bell system technical journal 29, 2 (1950), 147--160."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322231"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983054"},{"key":"e_1_3_2_1_25_1","unstructured":"AMD Inc. 2013. Bios and kernel developers guide (bkdg) for amd family 15h models 00h-0fh processors. https:\/\/www.amd.com\/system\/files\/TechDocs\/42301_15h_Mod_00h-0Fh_BKDG.pdf  AMD Inc. 2013. Bios and kernel developers guide (bkdg) for amd family 15h models 00h-0fh processors. https:\/\/www.amd.com\/system\/files\/TechDocs\/42301_15h_Mod_00h-0Fh_BKDG.pdf"},{"key":"e_1_3_2_1_26_1","unstructured":"M. JEDEC. 2022. DDR5 SDRAM standard JESD79-5Bv1.20.  M. JEDEC. 2022. DDR5 SDRAM standard JESD79-5B v 1.20."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2013.18"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503243"},{"key":"e_1_3_2_1_29_1","volume-title":"Power7: IBM's next-generation server processor","author":"Kalla Ron","year":"2010","unstructured":"Ron Kalla , Balaram Sinharoy , William J Starke , and Michael Floyd . 2010. Power7: IBM's next-generation server processor . IEEE micro 30, 2 ( 2010 ), 7--15. Ron Kalla, Balaram Sinharoy, William J Starke, and Michael Floyd. 2010. Power7: IBM's next-generation server processor. IEEE micro 30, 2 (2010), 7--15."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358286"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_32_1","volume-title":"The memory forum","author":"Kang Uksong","unstructured":"Uksong Kang , Hak-Soo Yu , Churoo Park , Hongzhong Zheng , John Halbert , Kuljit Bains , S Jang , and Joo Sun Choi . 2014. Co-architecting controllers and DRAM to enhance DRAM process scaling . In The memory forum , Vol. 14 . Uksong Kang, Hak-Soo Yu, Churoo Park, Hongzhong Zheng, John Halbert, Kuljit Bains, S Jang, and Joo Sun Choi. 2014. Co-architecting controllers and DRAM to enhance DRAM process scaling. In The memory forum, Vol. 14."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"e_1_3_2_1_34_1","volume-title":"2007 IEEE Asian Solid-State Circuits Conference. IEEE, 34--37","author":"Kim Saeng-Hwan","year":"2007","unstructured":"Saeng-Hwan Kim , Won-Oh Lee , Jung-Ho Kim , Seong-Seop Lee , Sun-Young Hwang , Chang-Il Kim , Tae-Woo Kwon , Bong-Seok Han , Sung-Kwon Cho , Dae-Hui Kim , 2007 . A low power and highly reliable 400Mbps mobile DDR SDRAM with on-chip distributed ECC . In 2007 IEEE Asian Solid-State Circuits Conference. IEEE, 34--37 . Saeng-Hwan Kim, Won-Oh Lee, Jung-Ho Kim, Seong-Seop Lee, Sun-Young Hwang, Chang-Il Kim, Tae-Woo Kwon, Bong-Seok Han, Sung-Kwon Cho, Dae-Hui Kim, et al. 2007. A low power and highly reliable 400Mbps mobile DDR SDRAM with on-chip distributed ECC. In 2007 IEEE Asian Solid-State Circuits Conference. IEEE, 34--37."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_2_1_36_1","volume-title":"Ramulator: A fast and extensible DRAM simulator","author":"Kim Yoongu","year":"2015","unstructured":"Yoongu Kim , Weikun Yang , and Onur Mutlu . 2015 . Ramulator: A fast and extensible DRAM simulator . IEEE Computer architecture letters 15, 1 (2015), 45--49. Yoongu Kim, Weikun Yang, and Onur Mutlu. 2015. Ramulator: A fast and extensible DRAM simulator. IEEE Computer architecture letters 15, 1 (2015), 45--49."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358280"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2014.7087646"},{"key":"e_1_3_2_1_39_1","volume-title":"Reducing DRAM latency at low cost by exploiting heterogeneity. arXiv preprint arXiv:1604.08041","author":"Lee Donghyuk","year":"2016","unstructured":"Donghyuk Lee . 2016. Reducing DRAM latency at low cost by exploiting heterogeneity. arXiv preprint arXiv:1604.08041 ( 2016 ). Donghyuk Lee. 2016. Reducing DRAM latency at low cost by exploiting heterogeneity. arXiv preprint arXiv:1604.08041 (2016)."},{"key":"e_1_3_2_1_40_1","volume-title":"Lavanya Subramanian, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, Saugata Ghose, and Onur Mutlu.","author":"Lee Donghyuk","year":"2016","unstructured":"Donghyuk Lee , Samira Manabi Khan , Lavanya Subramanian, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, Saugata Ghose, and Onur Mutlu. 2016 . Reducing DRAM latency by exploiting design-induced latency variation in modern DRAM chips. CoRR abs\/1610.09604 10 (2016), 3078505--3078533. Donghyuk Lee, Samira Manabi Khan, Lavanya Subramanian, Rachata Ausavarungnirun, Gennady Pekhimenko, Vivek Seshadri, Saugata Ghose, and Onur Mutlu. 2016. Reducing DRAM latency by exploiting design-induced latency variation in modern DRAM chips. CoRR abs\/1610.09604 10 (2016), 3078505--3078533."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"e_1_3_2_1_42_1","volume-title":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 615--626","author":"Lee Donghyuk","year":"2013","unstructured":"Donghyuk Lee , Yoongu Kim , Vivek Seshadri , Jamie Liu , Lavanya Subramanian , and Onur Mutlu . 2013 . Tiered-latency DRAM: A low latency and low cost DRAM architecture . In 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 615--626 . Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, and Onur Mutlu. 2013. Tiered-latency DRAM: A low latency and low cost DRAM architecture. In 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 615--626."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2766361"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358262"},{"key":"e_1_3_2_1_45_1","volume-title":"Vijay Janapa Reddi, and Kim Hazelwood","author":"Luk Chi-Keung","year":"2005","unstructured":"Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi, and Kim Hazelwood . 2005 . Pin: building customized program analysis tools with dynamic instrumentation. Acm sigplan notices 40, 6 (2005), 190--200. Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. 2005. Pin: building customized program analysis tools with dynamic instrumentation. Acm sigplan notices 40, 6 (2005), 190--200."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337164"},{"key":"e_1_3_2_1_47_1","unstructured":"Micron. 2021. DDR4 SDRAM - MT40A4G4JC-062E. https:\/\/www.micron.com\/products\/dram\/ddr4-sdram\/part-catalog\/mt40a4g4jc-062e  Micron. 2021. DDR4 SDRAM - MT40A4G4JC-062E. https:\/\/www.micron.com\/products\/dram\/ddr4-sdram\/part-catalog\/mt40a4g4jc-062e"},{"key":"e_1_3_2_1_48_1","unstructured":"Micron. 2023. DDR5 SDRAM - MT60B1G16HC-48B:A. https:\/\/www.micron.com\/products\/dram\/ddr5-sdram\/part-catalog\/mt60b1g16hc-48b  Micron. 2023. DDR5 SDRAM - MT60B1G16HC-48B:A. https:\/\/www.micron.com\/products\/dram\/ddr5-sdram\/part-catalog\/mt60b1g16hc-48b"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081647"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_3_2_1_51_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Mutlu Onur","year":"2017","unstructured":"Onur Mutlu . 2017 . The RowHammer problem and other issues we may face as memory becomes denser. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , 2017. IEEE, 1116--1121. Onur Mutlu. 2017. The RowHammer problem and other issues we may face as memory becomes denser. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE, 1116--1121."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_53_1","volume-title":"Research problems and opportunities in memory systems. Supercomputing frontiers and innovations 1, 3","author":"Mutlu Onur","year":"2014","unstructured":"Onur Mutlu and Lavanya Subramanian . 2014. Research problems and opportunities in memory systems. Supercomputing frontiers and innovations 1, 3 ( 2014 ), 19--55. Onur Mutlu and Lavanya Subramanian. 2014. Research problems and opportunities in memory systems. Supercomputing frontiers and innovations 1, 3 (2014), 19--55."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001174"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731107"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3196886"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750404"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275571.1275600"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"e_1_3_2_1_60_1","volume-title":"Memcon","author":"Semiconductor Samsung","year":"2013","unstructured":"Samsung Semiconductor . [n. d.]. LPDDR4: Evolution for new mobile world , Memcon 2013 . Samsung Semiconductor. [n. d.]. LPDDR4: Evolution for new mobile world, Memcon 2013."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389100"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1993.394071"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480111"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337192"},{"key":"e_1_3_2_1_66_1","unstructured":"Ganesan Umanesan and Eiji Fujiwara. 2002. Random Double Bit Error Correcting-Single b-bit Byte Error Correcting (DEC-S b EC) Codes for Memory Systems. IEICE transactions on fundamentals of electronics communications and computer sciences 85 1 (2002) 273--276.  Ganesan Umanesan and Eiji Fujiwara. 2002. Random Double Bit Error Correcting-Single b-bit Byte Error Correcting (DEC-S b EC) Codes for Memory Systems. IEICE transactions on fundamentals of electronics communications and computer sciences 85 1 (2002) 273--276."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2851553.2851567"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416627"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"e_1_3_2_1_70_1","volume-title":"Ramulator: A fast and extensible DRAM simulator","author":"Kim Yoongu","year":"2015","unstructured":"Yoongu Kim , Weikun Yang , and Onur Mutlu . 2015 . Ramulator: A fast and extensible DRAM simulator . IEEE Computer architecture letters 15, 1 (2015), 45--49. Yoongu Kim, Weikun Yang, and Onur Mutlu. 2015. Ramulator: A fast and extensible DRAM simulator. IEEE Computer architecture letters 15, 1 (2015), 45--49."},{"key":"e_1_3_2_1_71_1","volume-title":"DRAMPower: Open-source DRAM power energy estimation tool. URL: http:\/\/www.drampower.info 22","author":"Chandrasekar Karthik","year":"2012","unstructured":"Karthik Chandrasekar , Christian Weis , Yonghui Li , Benny Akesson , Norbert Wehn , and Kees Goossens . 2012. DRAMPower: Open-source DRAM power energy estimation tool. URL: http:\/\/www.drampower.info 22 ( 2012 ). Karthik Chandrasekar, Christian Weis, Yonghui Li, Benny Akesson, Norbert Wehn, and Kees Goossens. 2012. DRAMPower: Open-source DRAM power energy estimation tool. URL: http:\/\/www.drampower.info 22 (2012)."},{"key":"e_1_3_2_1_72_1","volume-title":"CPU2006","author":"SPEC","year":"2006","unstructured":"SPEC CPU2006 . 2006 . Standard performance evaluation corporation. SPEC CPU2006. 2006. Standard performance evaluation corporation."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"}],"event":{"name":"SC '23: International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Denver CO USA","acronym":"SC '23","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE CS"]},"container-title":["Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3581784.3607081","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3581784.3607081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:23Z","timestamp":1750178183000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3581784.3607081"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,11,11]]},"references-count":73,"alternative-id":["10.1145\/3581784.3607081","10.1145\/3581784"],"URL":"https:\/\/doi.org\/10.1145\/3581784.3607081","relation":{},"subject":[],"published":{"date-parts":[[2023,11,11]]},"assertion":[{"value":"2023-11-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}