{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,19]],"date-time":"2026-08-19T19:25:53Z","timestamp":1787167553399,"version":"3.56.0"},"reference-count":34,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2023,3,19]],"date-time":"2023-03-19T00:00:00Z","timestamp":1679184000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2023,5,31]]},"abstract":"<jats:p>Image and video processing algorithms are currently crucial for many applications. Hardware implementation of these algorithms provides higher speed for large computation applications. Removing noise is often a typical pre-processing step to enhance the results of later analysis and processing. Median filter is a typical nonlinear filter that is very commonly used for impulse noise elimination in digital image processing. This article suggests a low-energy median filter hardware design for battery-based hardware applications. An approximate solution with high accuracy is investigated to speed up the filtering operation, reduce the area, and consume less power\/energy. Pipelining and parallelism are used to optimize the speed and power of this technique. Non-pipelined, two different pipelined structures, and two parallel architectures versions are designed. The design versions are implemented first with a Virtex-5 LX110T FPGA and then using the UMC 130nm standard cell ASIC technology. The selection and the even-odd sorting-based median filters are also implemented for an equitable comparison with the standard median filtering techniques. The suggested non-pipelined median filter design enhances the throughput 35% more than the highest investigated state of the art. The pipelining enhances the throughput to more than twice its value. Additionally, the parallel architecture decreases the area and the consumed power by around 40%. The simulation results reveal that one of the suggested designs significantly decreases the area, with the same speed as the fastest design in the literature, without noticeably degrading the accuracy, and a significant decrease in energy consumption by about 60%.<\/jats:p>","DOI":"10.1145\/3582005","type":"journal-article","created":{"date-parts":[[2023,1,25]],"date-time":"2023-01-25T06:55:41Z","timestamp":1674629741000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Low-energy Pipelined Hardware Design for Approximate Medium Filter"],"prefix":"10.1145","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6924-4551","authenticated-orcid":false,"given":"Mervat M. A.","family":"Mahmoud","sequence":"first","affiliation":[{"name":"Microelectronics Department, Electronics Research Institute, Egypt and Adjunct Assistant Professor at the Department of Electrical Engineering, The British University in Egypt, Cairo, Egypt"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6693-7619","authenticated-orcid":false,"given":"Nahla E.","family":"Elashkar","sequence":"additional","affiliation":[{"name":"Microelectronics Department, Electronics Research Institute, Egypt and Adjunct Assistant Professor at the Department of Electrical Engineering, The British University in Egypt, Cairo, Egypt"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9721-8206","authenticated-orcid":false,"given":"Heba H.","family":"Draz","sequence":"additional","affiliation":[{"name":"Microelectronics Department, Electronics Research Institute, Cairo, Egypt"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,3,19]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"1","article-title":"Sorting with GPUs: A survey","volume":"1709","author":"Arkhipov Dmitri I.","year":"2017","unstructured":"Dmitri I. Arkhipov, Di Wu, Keqin Li, and Amelia C. Regan. 2017. Sorting with GPUs: A survey. CoRR abs\/1709.02520 (2017), 1\u201317. arXiv:1709.02520 http:\/\/arxiv.org\/abs\/1709.02520.","journal-title":"CoRR"},{"issue":"1","key":"e_1_3_1_3_2","first-page":"213","article-title":"A comparative study of sorting algorithms with FPGA acceleration by high level synthesis","volume":"23","author":"Jmaa Yomna Ben","year":"2019","unstructured":"Yomna Ben Jmaa, Rabie Ben Atitallah, David Duvivier, and Maher Ben Jemaa. 2019. A comparative study of sorting algorithms with FPGA acceleration by high level synthesis. Computaci\u00f3n y Sistemas 23, 1 (2019), 213.","journal-title":"Computaci\u00f3n y Sistemas"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11042-022-12574-z"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2010.01.014"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/IC4ME247184.2019.9036675"},{"key":"e_1_3_1_7_2","unstructured":"Michael Vernon Fedewa and Michael Randall Esco. 2020. Body composition assessment using two-dimensional digital image analysis. (U. S. Patent No. 20 200 345 314). https:\/\/www.freepatentsonline.com\/y2020\/0345314.html."},{"key":"e_1_3_1_8_2","doi-asserted-by":"crossref","first-page":"447","DOI":"10.1007\/978-3-642-28744-2_58","volume-title":"Advances in Electric and Electronics","author":"Gang Lu","year":"2012","unstructured":"Lu Gang, Liang Yitao, Wang Feng, and Yin Zhenzhen. 2012. The implementation and analysis of fast median filter based on FPGA. In Advances in Electric and Electronics, Wensong Hu (Ed.). Springer, Berlin, 447\u2013451."},{"key":"e_1_3_1_9_2","doi-asserted-by":"crossref","first-page":"1555","DOI":"10.1007\/s11760-020-01695-3","article-title":"Restoration of highly salt-and-pepper-noise-corrupted images using novel adaptive trimmed median filter","volume":"14","author":"Garg Bharat","year":"2020","unstructured":"Bharat Garg. 2020. Restoration of highly salt-and-pepper-noise-corrupted images using novel adaptive trimmed median filter. Signal, Image and Video Processing 14, 8 (2020), 1555\u20131563.","journal-title":"Signal, Image and Video Processing"},{"issue":"4","key":"e_1_3_1_10_2","doi-asserted-by":"crossref","first-page":"2013","DOI":"10.1007\/s12652-021-02962-y","article-title":"Significance driven inverse distance weighted filter to restore impulsive noise corrupted x-ray image","volume":"13","author":"Garg Bharat","year":"2022","unstructured":"Bharat Garg, Prashant Singh Rana, and Vijaypal Singh Rathor. 2022. Significance driven inverse distance weighted filter to restore impulsive noise corrupted x-ray image. Journal of Ambient Intelligence and Humanized Computing 13, 4 (2022), 2013\u20132024.","journal-title":"Journal of Ambient Intelligence and Humanized Computing"},{"key":"e_1_3_1_11_2","unstructured":"International Journal of Computer Applications"},{"issue":"4","key":"e_1_3_1_12_2","doi-asserted-by":"crossref","first-page":"1944","DOI":"10.3906\/elk-2005-12","article-title":"A novel hybrid decision-based filter and universal edge-based logical smoothing add-on to remove impulsive noise","volume":"29","author":"Ghumaan Rajanbir Singh","year":"2021","unstructured":"Rajanbir Singh Ghumaan, Prateek Jeet Singh Sohi, Nikhil Sharma, and Bharat Garg. 2021. A novel hybrid decision-based filter and universal edge-based logical smoothing add-on to remove impulsive noise. Turkish Journal of Electrical Engineering and Computer Sciences 29, 4 (2021), 1944\u20131963.","journal-title":"Turkish Journal of Electrical Engineering and Computer Sciences"},{"key":"e_1_3_1_13_2","volume-title":"Implementation of Directional Median Filtering Using Field Programmable Gate Arrays","author":"Gundam Madhuri","year":"2010","unstructured":"Madhuri Gundam. 2010. Implementation of Directional Median Filtering Using Field Programmable Gate Arrays. Ph.D. Dissertation. University of New Orleans. https:\/\/scholarworks.uno.edu\/td\/111."},{"key":"e_1_3_1_14_2","unstructured":"International Journal of Computer Application"},{"issue":"8","key":"e_1_3_1_15_2","doi-asserted-by":"crossref","first-page":"39","DOI":"10.5120\/1498-2015","article-title":"Impulse noise removal in digital images","volume":"10","author":"Harikiran J.","year":"2010","unstructured":"J. Harikiran, B. Saichandana, and B. Divakar. 2010. Impulse noise removal in digital images. International Journal of Computer Applications 10, 8 (2010), 39\u201342.","journal-title":"International Journal of Computer Applications"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCTA.2007.14"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103203"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.preteyeres.2020.100900"},{"key":"e_1_3_1_19_2","volume-title":"FPGA-based Hardware Implementation of Image Processing Algorithms for Real-time Vehicle Detection Applications","author":"Li Peng","year":"2012","unstructured":"Peng Li. 2012. FPGA-based Hardware Implementation of Image Processing Algorithms for Real-time Vehicle Detection Applications. Ph.D. Dissertation. University of Minnesota."},{"key":"e_1_3_1_20_2","doi-asserted-by":"crossref","unstructured":"Aditi Metkar Mansi Maroo Abhisha Sawant Vanshika Singh and Sagar Mhatre. 2020. Hardware Implementation of image processing algorithms on FPGA. In Proceeding of the 3rd International Conference on Advances in Science & Technology (ICAST) . IEEE Amman 1--5. https:\/\/ssrn.com\/abstract=3568140","DOI":"10.2139\/ssrn.3568140"},{"key":"e_1_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.compag.2020.105780"},{"key":"e_1_3_1_22_2","first-page":"1","volume-title":"National Conference on Research and Development In Hardware Systems (CSI-RDHS\u201908)","author":"Mittal Sparsh","year":"2008","unstructured":"Sparsh Mittal, Saket Gupta, and Sudeb Dasgupta. 2008. FPGA: An efficient and promising platform for real-time image processing applications. In National Conference on Research and Development In Hardware Systems (CSI-RDHS\u201908). Computer Society of India, Kolkata, India, 1\u20134."},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-011-0232-z"},{"issue":"31","key":"e_1_3_1_24_2","first-page":"1507","article-title":"Edge detection techniques: Evaluations and comparison","volume":"2","author":"Nadernejad Ehsan","year":"2008","unstructured":"Ehsan Nadernejad, Sara Sharifzadeh, and Hamid Hassanpour. 2008. Edge detection techniques: Evaluations and comparison. Applied Mathematical Sciences 2, 31 (2008), 1507\u20131520. https:\/\/orbit.dtu.dk\/en\/publications\/edge-detection-techniques-evaluations-and-comparison.","journal-title":"Applied Mathematical Sciences"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2017.194"},{"key":"e_1_3_1_26_2","first-page":"144","volume-title":"Recent Advances in Communication, Control and Computing Technology","author":"Raju Kota Solomon","year":"2012","unstructured":"Kota Solomon Raju, Palash Phukan, and Gargi Baurah. 2012. An FPGA implementation of a fast 2-dimensional median filter. In Recent Advances in Communication, Control and Computing Technology. IEEE SCET SB, 144\u2013148. https:\/\/www.researchgate.net\/publication\/317662545."},{"key":"e_1_3_1_27_2","first-page":"16100","article-title":"FPGA-based optimized systolic design for median filtering algorithms","volume":"12","author":"Rasheed Asmaa Hameed","year":"2017","unstructured":"Asmaa Hameed Rasheed. 2017. FPGA-based optimized systolic design for median filtering algorithms. International Journal of Applied Engineering Research 12 (2017), 16100\u201316113. http:\/\/www.ripublication.com.","journal-title":"International Journal of Applied Engineering Research"},{"issue":"9","key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"2394","DOI":"10.3390\/en11092394","article-title":"FPGA-based implementation of MMC control based on sorting networks","volume":"11","author":"Ricco Mattia","year":"2018","unstructured":"Mattia Ricco, Laszlo Mathe, Eric Monmasson, and Remus Teodorescu. 2018. FPGA-based implementation of MMC control based on sorting networks. Energies 11, 9 (2018), 2394.","journal-title":"Energies"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2020.3016868"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.5555\/1203313"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-021-08314-5"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11042-021-10958-1"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2014.03.003"},{"key":"e_1_3_1_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/CCAA.2018.8777564"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.2478\/v10006-008-0010-2"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582005","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3582005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T12:46:44Z","timestamp":1750164404000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582005"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,19]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,5,31]]}},"alternative-id":["10.1145\/3582005"],"URL":"https:\/\/doi.org\/10.1145\/3582005","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,19]]},"assertion":[{"value":"2022-06-27","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-01-10","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-03-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}