{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,15]],"date-time":"2026-06-15T02:23:42Z","timestamp":1781490222046,"version":"3.54.1"},"reference-count":67,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2023,4,3]],"date-time":"2023-04-03T00:00:00Z","timestamp":1680480000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Spanish Ministry of Science and Innovation","doi-asserted-by":"crossref","award":["PID2019-107255GB-C21, and MCIN\/AEI\/10.13039\/501100011033"],"award-info":[{"award-number":["PID2019-107255GB-C21, and MCIN\/AEI\/10.13039\/501100011033"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"crossref"}]},{"name":"European Research Council","award":["772773"],"award-info":[{"award-number":["772773"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2023,5,31]]},"abstract":"<jats:p>The computing capacity demanded by embedded systems is on the rise as software implements more functionalities, ranging from best-effort entertainment functions to performance-guaranteed safety-related functions. Heterogeneous manycore processors, using wormhole mesh (wmesh) Network-on-Chips (NoCs) as the main communication means, and contention block among applications, are increasingly considered to deliver the required computing performance. Most research efforts on software timing analysis have focused on deriving bounds (estimates) to the contention that tasks can suffer when accessing wmesh NoCs. However, less effort has been devoted to an equally important problem, namely,<jats:italic>accurately<\/jats:italic>measuring the actual contention tasks generate each other on the wmesh which is instrumental during system validation to diagnose any software timing misbehavior and determine which tasks are particularly affected by contention on specific wmesh routers. In this article, we work on the foundations of<jats:italic>contention measuring<\/jats:italic>in wmesh NoCs and propose and explain the rationale of a<jats:italic>golden metric<\/jats:italic>, called task<jats:italic>PairWise Contention<\/jats:italic>(PWC). PWC allows ascribing the actual share of the contention a given task suffers in the wmesh to each of its co-runner tasks at packet level. We also introduce and formalize a<jats:italic>Golden Reference Value<\/jats:italic>(GRV) for PWC that specifically defines a criterion to fairly break down the contention suffered by a task among its co-runner tasks in the wmesh. Our evaluation shows that GRV effectively captures how contention occurs by identifying the actual core (task) causing contention and whether contention is caused by local or remote interference in the wmesh.<\/jats:p>","DOI":"10.1145\/3582006","type":"journal-article","created":{"date-parts":[[2023,1,24]],"date-time":"2023-01-24T12:00:48Z","timestamp":1674561648000},"page":"1-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Accurately Measuring Contention in Mesh NoCs in Time-Sensitive Embedded Systems"],"prefix":"10.1145","volume":"28","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8184-3533","authenticated-orcid":false,"given":"Jordi","family":"Cardona","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya and Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5393-3195","authenticated-orcid":false,"given":"Carles","family":"Hern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Val\u00e8ncia and Barcelona Supercomputing Center, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7951-4028","authenticated-orcid":false,"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1886-2931","authenticated-orcid":false,"given":"Enrico","family":"Mezzetti","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3344-376X","authenticated-orcid":false,"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,4,3]]},"reference":[{"key":"e_1_3_2_2_2","unstructured":"NaNoC. 2010-2012. NaNoC Project . Retrieved from https:\/\/sites.google.com\/site\/nanocproject\/. Accessed February 12 2023."},{"key":"e_1_3_2_3_2","unstructured":"Apollo. 2018. Apollo an open autonomous driving platform. Retrieved from https:\/\/developer.apollo.auto\/index.html. Accessed February 12 2023."},{"key":"e_1_3_2_4_2","unstructured":"NVIDIA. 2018. NVIDIA drive platforms. Retrieved from https:\/\/www.nvidia.com\/en-us\/self-driving-cars\/. Accessed February 12 2023."},{"key":"e_1_3_2_5_2","unstructured":"Kalray. 2022. Kalray MPPA\u00aemanycore. a massively parallel processor array architecture. Retrieved from https:\/\/www.kalrayinc.com\/products\/mppa-technology. Accessed February 12 2023."},{"key":"e_1_3_2_6_2","unstructured":"Xilinx. 2022. System-level benefits of the versal platform. Retrieved from https:\/\/www.xilinx.com\/content\/dam\/xilinx\/support\/documentation\/white_papers\/wp539-versal-system-level-benefits.pdf. Accessed February 12 2023."},{"key":"e_1_3_2_7_2","volume-title":"Proceedings of the Euromicro Conference on Real-Time Systems","author":"Agrawal A.","year":"2017","unstructured":"A. Agrawal, G. Fohler, J. Freitang, J. Nowotsch, S. Uhrig, and M. Paulitsch. 2017. Contention-aware dynamic memory bandwidth isolation with predictability in COTS multicores: An avionics case study. In Proceedings of the Euromicro Conference on Real-Time Systems."},{"key":"e_1_3_2_8_2","doi-asserted-by":"crossref","first-page":"710","DOI":"10.23919\/DATE.2019.8715155","article-title":"Maximum-contention control unit (MCCU): Resource access count and contention time enforcement","author":"Cardona J.","year":"2019","unstructured":"J. Cardona, C. Hern\u00e1ndez, J. Abella, and F. J. Cazorla. 2019. Maximum-contention control unit (MCCU): Resource access count and contention time enforcement. In Proceedings of the 2019 Design, Automation Test in Europe Conference Exhibition. 710\u2013715.","journal-title":"Proceedings of the 2019 Design, Automation Test in Europe Conference Exhibition"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857298"},{"key":"e_1_3_2_10_2","volume-title":"Proceedings of the 2018 IEEE Real-Time Systems Symposium","author":"Cardona J.","year":"2018","unstructured":"J. Cardona, C. Hernandez, E. Mezzetti, J. Abella, and F. J. Cazorla. 2018. NoCo: ILP-based worst-case contention estimation for mesh real-time manycores. In Proceedings of the 2018 IEEE Real-Time Systems Symposium. DOI:10.1109\/RTSS.2018.00043"},{"key":"e_1_3_2_11_2","unstructured":"European Union Aviation Safety Agency (EASA). 2022. AMC 20-193 Use of multi-core processors. https:\/\/www.easa.europa.eu\/en\/downloads\/134960\/en. Accessed February 12 2023."},{"key":"e_1_3_2_12_2","unstructured":"Cobham Gaisler. 2011. Quad Core LEON4 SPARC V8 Processor. https:\/\/www.gaisler.com\/index.php\/products\/components\/gr740. Accessed February 12 2023."},{"key":"e_1_3_2_13_2","volume-title":"Proceedings of the 2011 IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications","author":"Dasari D.","year":"2011","unstructured":"D. Dasari, B. Andersson, V. Nelis, S. M. Petters, A. Easwaran, and J. Lee. 2011. Response time analysis of COTS-based multicores considering the contention on the shared memory bus. In Proceedings of the 2011 IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications."},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/2567937"},{"key":"e_1_3_2_15_2","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1145\/3073763.3073770","volume-title":"Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems","author":"Dinechin B. Dupont de","year":"2017","unstructured":"B. Dupont de Dinechin and A. Graillat. 2017. Network-on-chip service guarantees on the kalray MPPA-256 bostan processor. In Proceedings of the 2nd International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems. ACM, New York, NY, 35\u201340. DOI:10.1145\/3073763.3073770"},{"key":"e_1_3_2_16_2","volume-title":"Proceedings of the International Conference on Reliable Software Technologies","author":"D\u00edaz E.","year":"2017","unstructured":"E. D\u00edaz, M. Fern\u00e1ndez, L. Kosmidis, E. Mezzetti, C. Hern\u00e1ndez, J. Abella, and F. J. Cazorla. 2017. MC2: Multicore and cache analysis via deterministic and probabilistic jitter bounding. In Proceedings of the International Conference on Reliable Software Technologies."},{"key":"e_1_3_2_17_2","volume-title":"Interconnection Networks: An Engineering Approach","author":"Duato J.","year":"2002","unstructured":"J. Duato, S. Yalamanchili, and N. Lionel. 2002. Interconnection Networks: An Engineering Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA."},{"key":"e_1_3_2_18_2","unstructured":"EPI Consortium. 2019-2025. European Processor Initiative. Retrieved from https:\/\/www.european-processor-initiative.eu\/. Accessed February 12 2023."},{"issue":"2","key":"e_1_3_2_19_2","doi-asserted-by":"crossref","first-page":"63","DOI":"10.4271\/2016-01-8013","article-title":"Current approaches in HiL-based ADAS testing","volume":"9","author":"Feilhauer M.","year":"2016","unstructured":"M. Feilhauer, J. Haering, and S. Wyatt. 2016. Current approaches in HiL-based ADAS testing. SAE International Journal of Commercial Vehicles 9, 2 (2016), 63\u201370.","journal-title":"SAE International Journal of Commercial Vehicles"},{"key":"e_1_3_2_20_2","volume-title":"Proceedings of the 10th ACM International Conference on Embedded Software","author":"Fern\u00e1ndez M.","year":"2012","unstructured":"M. Fern\u00e1ndez, R. Gioiosa, E. Qui\u00f1ones, L. Fossati, M. Zulianello, and F. J. Cazorla. 2012. Assessing the suitability of the NGMP multi-core processor in the space domain. In Proceedings of the 10th ACM International Conference on Embedded Software."},{"key":"e_1_3_2_21_2","volume-title":"ISO\/DIS 26262. Road Vehicles - Funtional Safety","author":"Standardization International Organization for","year":"2018","unstructured":"International Organization for Standardization. 2018. ISO\/DIS 26262. Road Vehicles - Funtional Safety."},{"key":"e_1_3_2_22_2","volume-title":"Proceedings of the 11th ACM International Conference on Embedded Software","author":"Giannopoulou G.","year":"2013","unstructured":"G. Giannopoulou, N. Stoimenov, P. Huang, and L. Thiele. 2013. Scheduling of mixed-criticality applications on resource-sharing multicore systems. In Proceedings of the 11th ACM International Conference on Embedded Software. IEEE, Article 17, 15 pages."},{"key":"e_1_3_2_23_2","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1109\/NOCS.2010.25","volume-title":"Proceedings of the 2010 4th ACM\/IEEE International Symposium on Networks-on-Chip","author":"Gilabert F.","year":"2010","unstructured":"F. Gilabert, M. E. G\u00f3mez, S. Medardoni, and D. Bertozzi. 2010. Improved utilization of NoC channel bandwidth by switch replication for cost-effective multi-processor systems-on-chip. In Proceedings of the 2010 4th ACM\/IEEE International Symposium on Networks-on-Chip. 165\u2013172. DOI:10.1109\/NOCS.2010.25"},{"key":"e_1_3_2_24_2","first-page":"37","volume-title":"Proceedings of the 2018 IEEE Real-Time and Embedded Technology and Applications Symposium","author":"Giroudot F.","year":"2018","unstructured":"F. Giroudot and A. Mifdaoui. 2018. Buffer-aware worst-case timing analysis of wormhole NoCs using network calculus. In Proceedings of the 2018 IEEE Real-Time and Embedded Technology and Applications Symposium. 37\u201348. DOI:10.1109\/RTAS.2018.00010"},{"key":"e_1_3_2_25_2","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1145\/3356401.3356408","volume-title":"Proceedings of the 27th International Conference on Real-Time Networks and Systems","author":"Giroudot F.","year":"2019","unstructured":"F. Giroudot and A. Mifdaoui. 2019. Tightness and computation assessment of worst-case delay bounds in wormhole networks-on-chip. In Proceedings of the 27th International Conference on Real-Time Networks and Systems. ACM, New York, NY, 19\u201329. DOI:10.1145\/3356401.3356408"},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2973891"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_3_2_28_2","doi-asserted-by":"crossref","first-page":"2:1\u20132:24","DOI":"10.1145\/1455229.1455231","article-title":"CoMPSoC: A template for composable and predictable multi-processor system on chips","volume":"14","author":"Hansson A.","year":"2009","unstructured":"A. Hansson, K. Goossens, M. Bekooij, and J. Huisken. 2009. CoMPSoC: A template for composable and predictable multi-processor system on chips. ACM Transactions on Design Automation of Electronic Systems 14, 1 (2009), 2:1\u20132:24.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_2_29_2","volume-title":"Proceedings of the Euromicro Conference on Real-Time Systems","author":"Wartel C. Hern\u00e1ndez, J. Abella, F. J. Cazorla, A. Baradizbanyan, J. Andersson, F. Cros, and F.","year":"2017","unstructured":"C. Hern\u00e1ndez, J. Abella, F. J. Cazorla, A. Baradizbanyan, J. Andersson, F. Cros, and F. Wartel. 2017. Design and implementation of a time predictable processor: Evaluation with a space case study. In Proceedings of the Euromicro Conference on Real-Time Systems."},{"key":"e_1_3_2_30_2","unstructured":"Infineon. 2022. AURIX Multicore 32-bit Microcontrollers for automotive and industrial applications. https:\/\/www.infineon.com\/dgdl\/Infineon-TriCore_Family_BR-ProductBrochure-v01_00-EN.pdf?fileId=5546d4625d5945ed015dc81f47b436c7. Accessed February 12 2023."},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2063130"},{"key":"e_1_3_2_32_2","first-page":"31","volume-title":"Proceedings of the 2013 8th IEEE International Symposium on Industrial Embedded Systems","author":"Jalle J.","year":"2013","unstructured":"J. Jalle, J. Abella, E. Qui\u00f1ones, L. Fossati, M. Zulianello, and F. J. Cazorla. 2013. Deconstructing bus access control policies for real-time multicores. In Proceedings of the 2013 8th IEEE International Symposium on Industrial Embedded Systems. 31\u201338. DOI:10.1109\/SIES.2013.6601468"},{"key":"e_1_3_2_33_2","volume-title":"Proceedings of the Embedded Real-Time Systems","year":"2015","unstructured":"J. Jalle, M. Fernandez, J. Abella, J. Andersson, M. Patte, L. Fossati, M. Zulianello, and F. J. Cazorla. 2015. Bounding resource contention interference in the next-generation microprocessor (NGMP). In Proceedings of the Embedded Real-Time Systems."},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178620"},{"key":"e_1_3_2_35_2","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1145\/2834848.2834851","volume-title":"Proceedings of the 23rd International Conference on Real Time and Networks Systems","author":"Kostrzewa A.","year":"2015","unstructured":"A. Kostrzewa, S. Saidi, L. Ecco, and R. Ernst. 2015. Flexible TDM-based resource management in on-chip networks. In Proceedings of the 23rd International Conference on Real Time and Networks Systems. ACM, New York, NY, 151\u2013160. DOI:10.1145\/2834848.2834851"},{"key":"e_1_3_2_36_2","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45318-0","volume-title":"Network Calculus: A Theory of Deterministic Queuing Systems for the Internet","author":"Boudec J. Le","year":"2001","unstructured":"J. Le Boudec and P. Thiran. 2001. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Springer-Verlag, Berlin."},{"key":"e_1_3_2_37_2","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1016\/S0743-7315(02)00055-2","article-title":"Real-time wormhole channels","volume":"63","author":"Lee S.","year":"2003","unstructured":"S. Lee. 2003. Real-time wormhole channels. Journal of Parallel and Distributed Computing 63, 3 (2003), 299\u2013311.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"e_1_3_2_38_2","first-page":"275","volume-title":"Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference","author":"Liu M.","year":"2017","unstructured":"M. Liu, M. Becker, M. Behnam, and T. Nolte. 2017. A tighter recursive calculus to compute the worst case traversal time of real-time traffic over NoCs. In Proceedings of the 2017 22nd Asia and South Pacific Design Automation Conference. 275\u2013282."},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130235"},{"key":"e_1_3_2_40_2","volume-title":"Proceedings of the IEEE International Conference on Computer Design","author":"Moseley T.","year":"2005","unstructured":"T. Moseley, J. L. Kihm, D. A. Connors, and D. Grunwald. 2005. Methods for modeling resource contention on simultaneous multithreading processors. In Proceedings of the IEEE International Conference on Computer Design."},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-018-9312-0"},{"key":"e_1_3_2_42_2","first-page":"132","volume-title":"Proceedings of the European Dependable Computing Conference","author":"Nowotsch J.","year":"2012","unstructured":"J. Nowotsch and M. Paulitsch. 2012. Leveraging multi-core computing architectures in avionics. In Proceedings of the European Dependable Computing Conference. IEEE Computer Society, 132\u2013143."},{"key":"e_1_3_2_43_2","volume-title":"Proceedings of the Euromicro Conference on Real-Time Systems","author":"Nowotsch J.","year":"2014","unstructured":"J. Nowotsch, M. Paulitsch, D. B\u00fchler, H. Theiling, S. Wegener, and M. Schmidt. 2014. Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement. In Proceedings of the Euromicro Conference on Real-Time Systems."},{"key":"e_1_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061613"},{"key":"e_1_3_2_45_2","first-page":"1","volume-title":"Proceedings of the 2016 IEEE Real-Time and Embedded Technology and Applications Symposium","author":"Panic M.","year":"2016","unstructured":"M. Panic, C. Hernandez, E. Quinones, J. Abella, and F. J. Cazorla. 2016. Modeling high-performance wormhole NoCs for critical real-time embedded systems. In Proceedings of the 2016 IEEE Real-Time and Embedded Technology and Applications Symposium. 1\u201312. DOI:10.1109\/RTAS.2016.7461342"},{"key":"e_1_3_2_46_2","doi-asserted-by":"crossref","first-page":"1485","DOI":"10.3850\/9783981537079_0140","volume-title":"Proceedings of the 2016 Design, Automation Test in Europe Conference Exhibition","author":"Pani\u0107 M.","year":"2016","unstructured":"M. Pani\u0107, C. Hernandez, J. Abella, A. Roca, E. Qui\u00f1ones, and F. J. Cazorla. 2016. Improving performance guarantees in wormhole mesh NoC designs. In Proceedings of the 2016 Design, Automation Test in Europe Conference Exhibition. 1485\u20131488."},{"key":"e_1_3_2_47_2","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition","author":"Pellizzoni R.","year":"2010","unstructured":"R. Pellizzoni, A. Schranzhofer, Jian-Jia Chen, M. Caccamo, and L. Thiele. 2010. Worst case delay analysis for memory interference in multicore systems. In Proceedings of the Design, Automation Test in Europe Conference Exhibition."},{"key":"e_1_3_2_48_2","volume-title":"Proceedings of the IEEE Design Automation Conference","author":"Picornell T.","year":"2019","unstructured":"T. Picornell, J. Flich, C. Hern\u00e1ndez, and J. Duato. 2019. DCFNoC: A delayed conflict-free time division multiplexing network on chip. In Proceedings of the IEEE Design Automation Conference."},{"key":"e_1_3_2_49_2","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Networks-on-Chip","author":"Qian Y.","year":"2009","unstructured":"Y. Qian, Z. Lu, and W. Dou. 2009. Analysis of worst-case delay bounds for best-effort communication in wormhole networks on chip. In Proceedings of the IEEE\/ACM International Symposium on Networks-on-Chip."},{"key":"e_1_3_2_50_2","volume-title":"Proceedings of the Euromicro Conference on Real-Time Systems","author":"Pellizzoni M. Caccamo, L. Sha, R. Mancuso, R.","year":"2015","unstructured":"M. Caccamo, L. Sha, R. Mancuso, R. Pellizzoni, and H. Yun. 2015. WCET(m) estimation in multi-core systems using single core equivalence. In Proceedings of the Euromicro Conference on Real-Time Systems."},{"key":"e_1_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.240"},{"key":"e_1_3_2_52_2","first-page":"537","volume-title":"Proceedings of the 2015 Design, Automation Test in Europe Conference Exhibition","author":"Rambo E. A.","year":"2015","unstructured":"E. A. Rambo and R. Ernst. 2015. Worst-case communication time analysis of networks-on-chip with shared virtual channels. In Proceedings of the 2015 Design, Automation Test in Europe Conference Exhibition. 537\u2013542. DOI:10.7873\/DATE.2015.0023"},{"key":"e_1_3_2_53_2","first-page":"297","volume-title":"Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium","author":"Ramos S.","year":"2017","unstructured":"S. Ramos and T. Hoefler. 2017. Capability models for manycore memory systems: A case-study with Xeon Phi KNL. In Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium. 297\u2013306. DOI:10.1109\/IPDPS.2017.30"},{"key":"e_1_3_2_54_2","volume-title":"Proceedings of Data Systems in Aerospace","author":"Schoeberl M.","year":"2014","unstructured":"M. Schoeberl and A. Rocha. 2014. T-CREST: A time-predictable multi-core platform for aerospace applications. In Proceedings of Data Systems in Aerospace."},{"key":"e_1_3_2_55_2","series-title":"Proceedings of the 33rd Euromicro Conference on Real-Time Systems, ECRTS 2021, July 5-9, 2021, Virtual Conference","first-page":"3:1\u20133:26","volume":"196","author":"Serrano-Cases A.","year":"2021","unstructured":"A. Serrano-Cases, J. M. Reina, J. Abella, E. Mezzetti, and F. J. Cazorla. 2021. Leveraging hardware QoS to control contention in the Xilinx Zynq UltraScale+ MPSoC. In Proceedings of the 33rd Euromicro Conference on Real-Time Systems, ECRTS 2021, July 5-9, 2021, Virtual Conference(LIPIcs, Vol. 196). Bj\u00f6rn B. Brandenburg (Ed.), Schloss Dagstuhl - Leibniz-Zentrum f\u00fcr Informatik, 3:1\u20133:26. DOI:10.4230\/LIPIcs.ECRTS.2021.3"},{"key":"e_1_3_2_56_2","first-page":"161","volume-title":"Proceedings of the 2nd ACM\/IEEE International Symposium on Networks-on-Chip","author":"Shi Z.","year":"2008","unstructured":"Z. Shi and A. Burns. 2008. Real-Time communication analysis for On-Chip networks with wormhole switching. In Proceedings of the 2nd ACM\/IEEE International Symposium on Networks-on-Chip. 161\u2013170. DOI:10.1109\/NOCS.2008.4492735"},{"key":"e_1_3_2_57_2","unstructured":"SoCLib. 2003-2012. -. Retrieved from http:\/\/www.soclib.fr\/trac\/dev. Accessed February 12 2023."},{"key":"e_1_3_2_58_2","volume-title":"Proceedings of the International Conference on Application of Concurrency to System Design","author":"Sparsoe J.","year":"2012","unstructured":"J. Sparsoe. 2012. Design of networks-on-chip for real-time multi-processor systems-on-chip. In Proceedings of the International Conference on Application of Concurrency to System Design."},{"key":"e_1_3_2_59_2","unstructured":"Tilera. 2013. TILE-Gx Processors Family . Retrieved from https:\/\/caxapa.ru\/thumbs\/281914\/TILE-Gx_Processor_PB025_v4_0.pdf. Accessed February 12 2023."},{"key":"e_1_3_2_60_2","doi-asserted-by":"crossref","first-page":"590","DOI":"10.23919\/DATE.2017.7927055","volume-title":"Proceedings of the 2017 Design, Automation Test in Europe Conference Exhibition","author":"Tobuschat S.","year":"2017","unstructured":"S. Tobuschat and R. Ernst. 2017. Real-time communication analysis for networks-on-chip with backpressure. In Proceedings of the 2017 Design, Automation Test in Europe Conference Exhibition. 590\u2013595. DOI:10.23919\/DATE.2017.7927055"},{"issue":"5","key":"e_1_3_2_61_2","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MM.2010.78","article-title":"Merasa: Multicore execution of hard real-time applications supporting analyzability","volume":"30","year":"2010","unstructured":"T. Ungerer, F. J. Cazorla, P. Sainrat, G. Bernat, Z. Petrov, C. Rochange, E. Qui\u00f1ones, M. Gerdes, M. Paolieri, J. Wolf, H. Cass\u00e9, S. Uhrig, I. Guliashvili, M. Houston, F. Kluge, S. Metzlaff, and J. Mische. 2010. Merasa: Multicore execution of hard real-time applications supporting analyzability. IEEE Micro 30, 5 (2010), 66\u201375.","journal-title":"IEEE Micro"},{"key":"e_1_3_2_62_2","first-page":"456","volume-title":"Proceedings of the 2016 IEEE 34th International Conference on Computer Design","author":"Xiang X.","year":"2016","unstructured":"X. Xiang, S. Ghose, O. Mutlu, and N. Tzeng. 2016. A model for application slowdown estimation in on-chip networks and its use for improving system fairness and performance. In Proceedings of the 2016 IEEE 34th International Conference on Computer Design. 456\u2013463. DOI:10.1109\/ICCD.2016.7753327"},{"key":"e_1_3_2_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2897650"},{"key":"e_1_3_2_64_2","first-page":"217","volume-title":"Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design","author":"Xiao Y.","year":"2017","unstructured":"Y. Xiao, Y. Xue, S. Nazarian, and P. Bogdan. 2017. A load balancing inspired optimization framework for exascale multicore systems: A complex networks approach. In Proceedings of the 2017 IEEE\/ACM International Conference on Computer-Aided Design. 217\u2013224. DOI:10.1109\/ICCAD.2017.8203781"},{"key":"e_1_3_2_65_2","unstructured":"XILINX. 2018. Rockwell Collins Uses Zynq UltraScale+ RFSoC Devices in Revolutionizing How Arrays are Produced and Fielded: Powered by Xilinx. Retrieved from https:\/\/www.xilinx.com\/video\/corporate\/rockwell-collins-rfsoc-revolutionizing-how-arrays-are-produced.html. Accessed February 12 2023."},{"key":"e_1_3_2_66_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2686391"},{"key":"e_1_3_2_67_2","volume-title":"Proceedings of the Real-Time and Embedded Technology and Applications Symposium","author":"Yun H.","year":"2013","unstructured":"H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. 2013. MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In Proceedings of the Real-Time and Embedded Technology and Applications Symposium."},{"key":"e_1_3_2_68_2","first-page":"101","volume-title":"Proceedings of the Real-Time and Embedded Technology and Applications Symposium","author":"Zimmer M.","year":"2014","unstructured":"M. Zimmer, D. Broman, C. Shaver, and E. A. Lee. 2014. FlexPRET: A processor platform for mixed-criticality systems. In Proceedings of the Real-Time and Embedded Technology and Applications Symposium. 101\u2013110."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582006","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3582006","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:44Z","timestamp":1750178804000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582006"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,3]]},"references-count":67,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,5,31]]}},"alternative-id":["10.1145\/3582006"],"URL":"https:\/\/doi.org\/10.1145\/3582006","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,3]]},"assertion":[{"value":"2022-07-28","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-01-14","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-04-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}