{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T06:36:52Z","timestamp":1769841412031,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":71,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T00:00:00Z","timestamp":1679702400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"NSF","award":["2200831"],"award-info":[{"award-number":["2200831"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,25]]},"DOI":"10.1145\/3582016.3582032","type":"proceedings-article","created":{"date-parts":[[2023,3,20]],"date-time":"2023-03-20T16:59:03Z","timestamp":1679331543000},"page":"359-375","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Infinity Stream: Portable and Programmer-Friendly In-\/Near-Memory Fusion"],"prefix":"10.1145","author":[{"given":"Zhengrong","family":"Wang","sequence":"first","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, USA"}]},{"given":"Christopher","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, USA"}]},{"given":"Aman","family":"Arora","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, USA"}]},{"given":"Lizy","family":"John","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, USA"}]},{"given":"Tony","family":"Nowatzki","sequence":"additional","affiliation":[{"name":"University of California at Los Angeles, Los Angeles, USA"}]}],"member":"320","published-online":{"date-parts":[[2023,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"2017 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Aga Shaizeen","unstructured":"Shaizeen Aga , Supreet Jeloka , Arun Subramaniyan , Satish Narayanasamy , David Blaauw , and Reetuparna Das . Compute caches . In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). Shaizeen Aga, Supreet Jeloka, Arun Subramaniyan, Satish Narayanasamy, David Blaauw, and Reetuparna Das. Compute caches. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_2_1","volume-title":"2015 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Ahn Junwhan","unstructured":"Junwhan Ahn , Sungpack Hong , Sungjoo Yoo , Onur Mutlu , and Kiyoung Choi . A scalable processing-in-memory accelerator for parallel graph processing . In 2015 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Junwhan Ahn, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. A scalable processing-in-memory accelerator for parallel graph processing. In 2015 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_3_1","volume-title":"2015 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Ahn Junwhan","unstructured":"Junwhan Ahn , Sungjoo Yoo , Onur Mutlu , and Kiyoung Choi . Pim-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture . In 2015 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. Pim-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture. In 2015 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_4_1","volume-title":"Compilers: Principles, Techniques, and Tools","author":"Aho Alfred V.","year":"2006","unstructured":"Alfred V. Aho , Monica S. Lam , Ravi Sethi , and Jeffrey D. Ullman . Compilers: Principles, Techniques, and Tools ( 2 nd Edition). Addison-Wesley Longman Publishing Co., Inc. , USA , 2006 . Alfred V. Aho, Monica S. Lam, Ravi Sethi, and Jeffrey D. Ullman. Compilers: Principles, Techniques, and Tools (2nd Edition). Addison-Wesley Longman Publishing Co., Inc., USA, 2006.","edition":"2"},{"key":"e_1_3_2_1_5_1","volume-title":"2021 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Asgari Bahar","unstructured":"Bahar Asgari , Ramyad Hadidi , Jiashen Cao , Da Eun Shim , Sung-Kyu Lim , and Hyesoon Kim . Fafnir : Accelerating sparse gathering by using efficient near-memory intelligent reduction . In 2021 IEEE International Symposium on High Performance Computer Architecture (HPCA). Bahar Asgari, Ramyad Hadidi, Jiashen Cao, Da Eun Shim, Sung-Kyu Lim, and Hyesoon Kim. Fafnir: Accelerating sparse gathering by using efficient near-memory intelligent reduction. In 2021 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_6_1","volume-title":"2019 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Bakhshalipour M.","unstructured":"M. Bakhshalipour , M. Shakerinava , P. Lotfi-Kamran , and H. Sarbazi-Azad . Bingo spatial data prefetcher . In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). M. Bakhshalipour, M. Shakerinava, P. Lotfi-Kamran, and H. Sarbazi-Azad. Bingo spatial data prefetcher. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_7_1","volume-title":"Cacti 7: New tools for interconnect exploration in innovative off-chip memories. ACM Transactions on Architecture and Code Optimization (TACO), 14(2):14","author":"Balasubramonian Rajeev","year":"2017","unstructured":"Rajeev Balasubramonian , Andrew B Kahng , Naveen Muralimanohar , Ali Shafiee , and Vaishnav Srinivas . Cacti 7: New tools for interconnect exploration in innovative off-chip memories. ACM Transactions on Architecture and Code Optimization (TACO), 14(2):14 , 2017 . Rajeev Balasubramonian, Andrew B Kahng, Naveen Muralimanohar, Ali Shafiee, and Vaishnav Srinivas. Cacti 7: New tools for interconnect exploration in innovative off-chip memories. ACM Transactions on Architecture and Code Optimization (TACO), 14(2):14, 2017."},{"key":"e_1_3_2_1_8_1","volume-title":"2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Baskaran Saambhavi","unstructured":"Saambhavi Baskaran , Mahmut Taylan Kandemir , and Jack Sampson . An architecture interface and offload model for low-overhead, near-data, distributed accelerators . In 2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Saambhavi Baskaran, Mahmut Taylan Kandemir, and Jack Sampson. An architecture interface and offload model for low-overhead, near-data, distributed accelerators. In 2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_9_1","volume-title":"2021 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Besta Maciej","unstructured":"Maciej Besta , Raghavendra Kanakagiri , Grzegorz Kwasniewski , Rachata Ausavarungnirun , Jakub Ber\u00e1nek , Konstantinos Kanellopoulos , Kacper Janda , Zur Vonarburg-Shmaria , Lukas Gianinazzi , Ioana Stefan , Juan G\u00f3mez Luna , Jakub Golinowski , Marcin Copik , Lukas Kapp-Schwoerer , Salvatore Di Girolamo , Nils Blach , Marek Konieczny , Onur Mutlu , and Torsten Hoefler . Sisa : Set-centric instruction set architecture for graph mining on processing-in-memory systems . In 2021 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Maciej Besta, Raghavendra Kanakagiri, Grzegorz Kwasniewski, Rachata Ausavarungnirun, Jakub Ber\u00e1nek, Konstantinos Kanellopoulos, Kacper Janda, Zur Vonarburg-Shmaria, Lukas Gianinazzi, Ioana Stefan, Juan G\u00f3mez Luna, Jakub Golinowski, Marcin Copik, Lukas Kapp-Schwoerer, Salvatore Di Girolamo, Nils Blach, Marek Konieczny, Onur Mutlu, and Torsten Hoefler. Sisa: Set-centric instruction set architecture for graph mining on processing-in-memory systems. In 2021 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_10_1","volume-title":"2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Chi Ping","unstructured":"Ping Chi , Shuangchen Li , Cong Xu , Tao Zhang , Jishen Zhao , Yongpan Liu , Yu Wang , and Yuan Xie . Prime : a novel processing-in-memory architecture for neural network computation in reram-based main memory . In 2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, and Yuan Xie. Prime: a novel processing-in-memory architecture for neural network computation in reram-based main memory. In 2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_11_1","volume-title":"2021 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Dadu Vidushi","unstructured":"Vidushi Dadu , Sihao Liu , and Tony Nowatzki . Polygraph : Exposing the value of flexibility for graph processing accelerators . In 2021 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Vidushi Dadu, Sihao Liu, and Tony Nowatzki. Polygraph: Exposing the value of flexibility for graph processing accelerators. In 2021 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_12_1","volume-title":"2019 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Dadu Vidushi","unstructured":"Vidushi Dadu , Jian Weng , Sihao Liu , and Tony Nowatzki . Towards general purpose acceleration by exploiting common data-dependence forms . In 2019 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Vidushi Dadu, Jian Weng, Sihao Liu, and Tony Nowatzki. Towards general purpose acceleration by exploiting common data-dependence forms. In 2019 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2821565"},{"key":"e_1_3_2_1_14_1","volume-title":"2017 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Drumond M.","unstructured":"M. Drumond , A. Daglis , N. Mirzadeh , D. Ustiugov , J. Picorel , B. Falsafi , B. Grot , and D. Pnevmatikatos . The mondrian data engine . In 2017 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). M. Drumond, A. Daglis, N. Mirzadeh, D. Ustiugov, J. Picorel, B. Falsafi, B. Grot, and D. Pnevmatikatos. The mondrian data engine. In 2017 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_15_1","volume-title":"2018 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Eckert Charles","unstructured":"Charles Eckert , Xiaowei Wang , Jingcheng Wang , Arun Subramaniyan , Ravi Iyer , Dennis Sylvester , David Blaaauw , and Reetuparna Das . Neural cache : Bit-serial in-cache acceleration of deep neural networks . In 2018 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Charles Eckert, Xiaowei Wang, Jingcheng Wang, Arun Subramaniyan, Ravi Iyer, Dennis Sylvester, David Blaaauw, and Reetuparna Das. Neural cache: Bit-serial in-cache acceleration of deep neural networks. In 2018 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_16_1","volume-title":"2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Fujiki Daichi","unstructured":"Daichi Fujiki , Alireza Khadem , Scott Mahlke , and Reetuparna Das . Multi-layer in-memory processing . In 2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Daichi Fujiki, Alireza Khadem, Scott Mahlke, and Reetuparna Das. Multi-layer in-memory processing. In 2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_17_1","volume-title":"2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Fujiki Daichi","unstructured":"Daichi Fujiki , Scott Mahlke , and Reetuparna Das . Duality cache for data parallel acceleration . In 2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Daichi Fujiki, Scott Mahlke, and Reetuparna Das. Duality cache for data parallel acceleration. In 2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_18_1","volume-title":"Synthesis Lectures on Computer Architecture, 16:1\u2013140, 08","author":"Fujiki Daichi","year":"2021","unstructured":"Daichi Fujiki , Xiaowei Wang , Arun Subramaniyan , and Reetuparna Das . In-\/near-memory computing. Synthesis Lectures on Computer Architecture, 16:1\u2013140, 08 2021 . Daichi Fujiki, Xiaowei Wang, Arun Subramaniyan, and Reetuparna Das. In-\/near-memory computing. Synthesis Lectures on Computer Architecture, 16:1\u2013140, 08 2021."},{"key":"e_1_3_2_1_19_1","volume-title":"2019 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Gao Fei","unstructured":"Fei Gao , Georgios Tziantzioulis , and David Wentzlaff . Computedram : In-memory compute using off-the-shelf drams . In 2019 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Fei Gao, Georgios Tziantzioulis, and David Wentzlaff. Computedram: In-memory compute using off-the-shelf drams. In 2019 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_20_1","volume-title":"2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Gao Fei","unstructured":"Fei Gao , Georgios Tziantzioulis , and David Wentzlaff . Fracdram : Fractional values in off-the-shelf dram . In 2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Fei Gao, Georgios Tziantzioulis, and David Wentzlaff. Fracdram: Fractional values in off-the-shelf dram. In 2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_21_1","first-page":"564","volume-title":"2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Gobieski Graham","unstructured":"Graham Gobieski , Souradip Ghosh , Marijn Heule , Todd Mowry , Tony Nowatzki , Nathan Beckmann , and Brandon Lucia . A programmable, energy-minimal dataflow compiler and architecture . In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO) , pages 546\u2013 564 . IEEE, 2022. Graham Gobieski, Souradip Ghosh, Marijn Heule, Todd Mowry, Tony Nowatzki, Nathan Beckmann, and Brandon Lucia. A programmable, energy-minimal dataflow compiler and architecture. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO), pages 546\u2013564. IEEE, 2022."},{"key":"e_1_3_2_1_22_1","volume-title":"2017 International ACM SIGIR Conference on Research and Development in Information Retrieval (SGIR).","author":"Goodwin Bob","unstructured":"Bob Goodwin , Michael Hopcroft , Dan Luu , Alex Clemmer , Mihaela Curmei , Sameh Elnikety , and Yuxiong He. Bitfunnel : Revisiting signatures for search . In 2017 International ACM SIGIR Conference on Research and Development in Information Retrieval (SGIR). Bob Goodwin, Michael Hopcroft, Dan Luu, Alex Clemmer, Mihaela Curmei, Sameh Elnikety, and Yuxiong He. Bitfunnel: Revisiting signatures for search. In 2017 International ACM SIGIR Conference on Research and Development in Information Retrieval (SGIR)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2903055"},{"key":"e_1_3_2_1_24_1","volume-title":"2021 ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","author":"Hajinazar Nastaran","unstructured":"Nastaran Hajinazar , Geraldo F. Oliveira , Sven Gregorio , Jo ao Dinis Ferreira , Nika Mansouri Ghiasi , Minesh Patel , Mohammed Alser , Saugata Ghose , Juan G\u00f3mez-Luna , and Onur Mutlu . Simdram : A framework for bit-serial simd processing using dram . In 2021 ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Nastaran Hajinazar, Geraldo F. Oliveira, Sven Gregorio, Jo ao Dinis Ferreira, Nika Mansouri Ghiasi, Minesh Patel, Mohammed Alser, Saugata Ghose, Juan G\u00f3mez-Luna, and Onur Mutlu. Simdram: A framework for bit-serial simd processing using dram. In 2021 ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_3_2_1_25_1","volume-title":"2011 International Conference on Parallel Processing (ICPP).","author":"Hanindhito Bagus","unstructured":"Bagus Hanindhito , Ruihao Li , Dimitrios Gourounas , Arash Fathi , Karan Govil , Dimitar Trenev , Andreas Gerstlauer , and Lizy John . Wave-pim : Accelerating wave simulation using processing-in-memory . In 2011 International Conference on Parallel Processing (ICPP). Bagus Hanindhito, Ruihao Li, Dimitrios Gourounas, Arash Fathi, Karan Govil, Dimitar Trenev, Andreas Gerstlauer, and Lizy John. Wave-pim: Accelerating wave simulation using processing-in-memory. In 2011 International Conference on Parallel Processing (ICPP)."},{"key":"e_1_3_2_1_26_1","volume-title":"2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Hashemi Milad","unstructured":"Milad Hashemi , Eiman Ebrahimi , Onur Mutlu , Yale N Patt , Accelerating dependent cache misses with an enhanced memory controller . In 2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Milad Hashemi, Eiman Ebrahimi, Onur Mutlu, Yale N Patt, et al. Accelerating dependent cache misses with an enhanced memory controller. In 2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_27_1","volume-title":"2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Hsieh Kevin","unstructured":"Kevin Hsieh , Eiman Ebrahim , Gwangsun Kim , Niladrish Chatterjee , Mike O\u2019Connor , Nandita Vijaykumar , Onur Mutlu , and Stephen W Keckler . Transparent offloading and mapping (tom): Enabling programmer-transparent near-data processing in gpu systems . In 2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Kevin Hsieh, Eiman Ebrahim, Gwangsun Kim, Niladrish Chatterjee, Mike O\u2019Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen W Keckler. Transparent offloading and mapping (tom): Enabling programmer-transparent near-data processing in gpu systems. In 2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_28_1","volume-title":"2019 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Huang Jiayi","unstructured":"Jiayi Huang , Ramprakash Reddy Puli , Pritam Majumder , Sungkeun Kim , Rahul Boyapati , Ki Hwan Yum , and Eun Jung Kim . Active-routing : Compute on the way for near-data processing . In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). Jiayi Huang, Ramprakash Reddy Puli, Pritam Majumder, Sungkeun Kim, Rahul Boyapati, Ki Hwan Yum, and Eun Jung Kim. Active-routing: Compute on the way for near-data processing. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_29_1","volume-title":"2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Imani Mohsen","unstructured":"Mohsen Imani , Saransh Gupta , Yeseong Kim , and Tajana Rosing . Floatpim : In-memory acceleration of deep neural network training with high precision . In 2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Mohsen Imani, Saransh Gupta, Yeseong Kim, and Tajana Rosing. Floatpim: In-memory acceleration of deep neural network training with high precision. In 2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_30_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE).","author":"Imani Mohsen","unstructured":"Mohsen Imani , Saransh Gupta , and Tajana Rosing . Genpim : Generalized processing in-memory to accelerate data intensive applications. In 2018 Design , Automation & Test in Europe Conference & Exhibition (DATE). Mohsen Imani, Saransh Gupta, and Tajana Rosing. Genpim: Generalized processing in-memory to accelerate data intensive applications. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)."},{"key":"e_1_3_2_1_31_1","volume-title":"2020 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Imani Mohsen","unstructured":"Mohsen Imani , Saikishan Pampana , Saransh Gupta , Minxuan Zhou , Yeseong Kim , and Tajana Rosing . Dual : Acceleration of clustering algorithms using digital-based processing in-memory . In 2020 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Mohsen Imani, Saikishan Pampana, Saransh Gupta, Minxuan Zhou, Yeseong Kim, and Tajana Rosing. Dual: Acceleration of clustering algorithms using digital-based processing in-memory. In 2020 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_32_1","article-title":"nm configurable memory (tcam\/bcam\/sram) using push-rule 6t bit cell enabling logic-in-memory","author":"Jeloka Supreet","year":"2016","unstructured":"Supreet Jeloka , Naveen Bharathwaj Akesh , Dennis Sylvester , and David Blaauw . A 28 nm configurable memory (tcam\/bcam\/sram) using push-rule 6t bit cell enabling logic-in-memory . IEEE Journal of Solid-State Circuits , 2016 . Supreet Jeloka, Naveen Bharathwaj Akesh, Dennis Sylvester, and David Blaauw. A 28 nm configurable memory (tcam\/bcam\/sram) using push-rule 6t bit cell enabling logic-in-memory. IEEE Journal of Solid-State Circuits, 2016.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_33_1","volume-title":"2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Kim Duckhwan","unstructured":"Duckhwan Kim , Jaeha Kung , Sek Chai , Sudhakar Yalamanchili , and Saibal Mukhopadhyay . Neurocube : A programmable digital neuromorphic architecture with high-density 3d memory . In 2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Duckhwan Kim, Jaeha Kung, Sek Chai, Sudhakar Yalamanchili, and Saibal Mukhopadhyay. Neurocube: A programmable digital neuromorphic architecture with high-density 3d memory. In 2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_34_1","volume-title":"Vector IRAM: A Media-oriented Vector Processor with Embedded DRAM. In 12th Hot Chips Conference","author":"Kozyrakis C.","year":"2000","unstructured":"C. Kozyrakis , J. Gebis , D. Martin , S. Williams , I. Mavroidis , S. Pope , D. Jones , D. Patterson , and K. Yelick . Vector IRAM: A Media-oriented Vector Processor with Embedded DRAM. In 12th Hot Chips Conference , August 2000 . C. Kozyrakis, J. Gebis, D. Martin, S. Williams, I. Mavroidis, S. Pope, D. Jones, D. Patterson, and K. Yelick. Vector IRAM: A Media-oriented Vector Processor with Embedded DRAM. In 12th Hot Chips Conference, August 2000."},{"key":"e_1_3_2_1_35_1","volume-title":"2004 International Symposium on Code Generation and Optimization (CGO).","author":"Lattner Chris","unstructured":"Chris Lattner and Vikram Adve . LLVM : A compilation framework for lifelong program analysis & transformation . In 2004 International Symposium on Code Generation and Optimization (CGO). Chris Lattner and Vikram Adve. LLVM: A compilation framework for lifelong program analysis & transformation. In 2004 International Symposium on Code Generation and Optimization (CGO)."},{"key":"e_1_3_2_1_36_1","volume-title":"2021 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Lee Sukhan","unstructured":"Sukhan Lee , Shin-haeng Kang, Jaehoon Lee , Hyeonsu Kim , Eojin Lee , Seungwoo Seo , Hosang Yoon , Seungwon Lee , Kyounghwan Lim , Hyunsung Shin , Jinhyun Kim , Seongil O, Anand Iyer , David Wang , Kyomin Sohn , and Nam Sung Kim . Hardware architecture and software stack for pim based on commercial dram technology . In 2021 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Sukhan Lee, Shin-haeng Kang, Jaehoon Lee, Hyeonsu Kim, Eojin Lee, Seungwoo Seo, Hosang Yoon, Seungwon Lee, Kyounghwan Lim, Hyunsung Shin, Jinhyun Kim, Seongil O, Anand Iyer, David Wang, Kyomin Sohn, and Nam Sung Kim. Hardware architecture and software stack for pim based on commercial dram technology. In 2021 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_37_1","volume-title":"2009 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Li Sheng","unstructured":"Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , and Norman P. Jouppi . Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures . In 2009 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In 2009 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_38_1","volume-title":"2017 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Li Shuangchen","unstructured":"Shuangchen Li , Dimin Niu , Krishna T Malladi , Hongzhong Zheng , Bob Brennan , and Yuan Xie . Drisa : A dram-based reconfigurable in-situ accelerator . In 2017 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Shuangchen Li, Dimin Niu, Krishna T Malladi, Hongzhong Zheng, Bob Brennan, and Yuan Xie. Drisa: A dram-based reconfigurable in-situ accelerator. In 2017 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_39_1","volume-title":"2016 ACM\/EDAC\/IEEE Design Automation Conference (DAC).","author":"Li Shuangchen","unstructured":"Shuangchen Li , Cong Xu , Qiaosha Zou , Jishen Zhao , Yu Lu , and Yuan Xie . Pinatubo : A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories . In 2016 ACM\/EDAC\/IEEE Design Automation Conference (DAC). Shuangchen Li, Cong Xu, Qiaosha Zou, Jishen Zhao, Yu Lu, and Yuan Xie. Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In 2016 ACM\/EDAC\/IEEE Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_40_1","volume-title":"2020 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Li Weitao","unstructured":"Weitao Li , Pengfei Xu , Yang Zhao , Haitong Li , Yuan Xie , and Yingyan Lin . Timely : Pushing data movements and interfaces in pim accelerators towards local and in time domain . In 2020 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Weitao Li, Pengfei Xu, Yang Zhao, Haitong Li, Yuan Xie, and Yingyan Lin. Timely: Pushing data movements and interfaces in pim accelerators towards local and in time domain. In 2020 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_41_1","volume-title":"2013 ACM SIGMOD International Conference on Management of Data (SIGMOD).","author":"Li Yinan","unstructured":"Yinan Li and Jignesh M. Patel . Bitweaving: Fast scans for main memory data processing . In 2013 ACM SIGMOD International Conference on Management of Data (SIGMOD). Yinan Li and Jignesh M. Patel. Bitweaving: Fast scans for main memory data processing. In 2013 ACM SIGMOD International Conference on Management of Data (SIGMOD)."},{"key":"e_1_3_2_1_42_1","volume-title":"2018 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Liu J.","unstructured":"J. Liu , H. Zhao , M. A. Ogleari , D. Li , and J. Zhao . Processing-in-memory for energy-efficient neural network training: A heterogeneous approach . In 2018 IEEE\/ACM International Symposium on Microarchitecture (MICRO). J. Liu, H. Zhao, M. A. Ogleari, D. Li, and J. Zhao. Processing-in-memory for energy-efficient neural network training: A heterogeneous approach. In 2018 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_43_1","volume-title":"2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Liu Sihao","unstructured":"Sihao Liu , Jian Weng , Dylan Kupsh , Atefeh Sohrabizadeh , Zhengrong Wang , Licheng Guo , Jiuyang Liu , Maxim Zhulin , Rishabh Mani , Lucheng Zhang , Jason Cong , and Tony Nowatzki . Overgen : Improving fpga usability through domain-specific overlay generation . In 2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Sihao Liu, Jian Weng, Dylan Kupsh, Atefeh Sohrabizadeh, Zhengrong Wang, Licheng Guo, Jiuyang Liu, Maxim Zhulin, Rishabh Mani, Lucheng Zhang, Jason Cong, and Tony Nowatzki. Overgen: Improving fpga usability through domain-specific overlay generation. In 2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_44_1","volume-title":"2020 International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","author":"Lockerman Elliot","unstructured":"Elliot Lockerman , Axel Feldmann , Mohammad Bakhshalipour , Alexandru Stanescu , Shashwat Gupta , Daniel Sanchez , and Nathan Beckmann . Livia : Data-centric computing throughout the memory hierarchy . In 2020 International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Elliot Lockerman, Axel Feldmann, Mohammad Bakhshalipour, Alexandru Stanescu, Shashwat Gupta, Daniel Sanchez, and Nathan Beckmann. Livia: Data-centric computing throughout the memory hierarchy. In 2020 International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_3_2_1_45_1","first-page":"03152","article-title":"Lowe-Power and et al. The gem5 simulator","author":"Jason","year":"2007","unstructured":"Jason Lowe-Power and et al. The gem5 simulator : Version 20.0+. arXiv : 2007 . 03152 , 2020. Jason Lowe-Power and et al. The gem5 simulator: Version 20.0+. arXiv:2007.03152, 2020.","journal-title":"Version 20.0+. arXiv"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"e_1_3_2_1_48_1","volume-title":"2005 International Conference on Term Rewriting and Applications (RTA).","author":"Nieuwenhuis Robert","unstructured":"Robert Nieuwenhuis and Albert Oliveras . Proof-producing congruence closure . In 2005 International Conference on Term Rewriting and Applications (RTA). Robert Nieuwenhuis and Albert Oliveras. Proof-producing congruence closure. In 2005 International Conference on Term Rewriting and Applications (RTA)."},{"key":"e_1_3_2_1_49_1","volume-title":"2017 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Nowatzki Tony","unstructured":"Tony Nowatzki , Vinay Gangadhar , Newsha Ardalani , and Karthikeyan Sankaralingam . Stream-dataflow acceleration . In 2017 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Tony Nowatzki, Vinay Gangadhar, Newsha Ardalani, and Karthikeyan Sankaralingam. Stream-dataflow acceleration. In 2017 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_50_1","volume-title":"2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Park Jisung","unstructured":"Jisung Park , Roknoddin Azizi , Geraldo F. Oliveira , Mohammad Sadrosadati , Rakesh Nadig , David Novo , Juan G\u00f3mez-Luna , Myungsuk Kim , and Onur Mutlu . Flash-cosmos : In-flash bulk bitwise operations using inherent computation capability of nand flash memory . In 2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Jisung Park, Roknoddin Azizi, Geraldo F. Oliveira, Mohammad Sadrosadati, Rakesh Nadig, David Novo, Juan G\u00f3mez-Luna, Myungsuk Kim, and Onur Mutlu. Flash-cosmos: In-flash bulk bitwise operations using inherent computation capability of nand flash memory. In 2022 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_52_1","volume-title":"2016 International Conference on Parallel Architecture and Compilation Techniques (PACT).","author":"Pattnaik A.","unstructured":"A. Pattnaik , X. Tang , A. Jog , O. Kayiran , A. K. Mishra , M. T. Kandemir , O. Mutlu , and C. R. Das . Scheduling techniques for gpu architectures with processing-in-memory capabilities . In 2016 International Conference on Parallel Architecture and Compilation Techniques (PACT). A. Pattnaik, X. Tang, A. Jog, O. Kayiran, A. K. Mishra, M. T. Kandemir, O. Mutlu, and C. R. Das. Scheduling techniques for gpu architectures with processing-in-memory capabilities. In 2016 International Conference on Parallel Architecture and Compilation Techniques (PACT)."},{"key":"e_1_3_2_1_53_1","volume-title":"2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Pattnaik Ashutosh","unstructured":"Ashutosh Pattnaik , Xulong Tang , Onur Kayiran , Adwait Jog , Asit Mishra , Mahmut T Kandemir , Anand Sivasubramaniam , and Chita R Das . Opportunistic computing in gpu architectures . In 2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Ashutosh Pattnaik, Xulong Tang, Onur Kayiran, Adwait Jog, Asit Mishra, Mahmut T Kandemir, Anand Sivasubramaniam, and Chita R Das. Opportunistic computing in gpu architectures. In 2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_54_1","volume-title":"2017 International Conference on Neural Information Processing Systems (NIPS).","author":"Qi Charles R.","unstructured":"Charles R. Qi , Li Yi , Hao Su , and Leonidas J. Guibas . Pointnet++: Deep hierarchical feature learning on point sets in a metric space . In 2017 International Conference on Neural Information Processing Systems (NIPS). Charles R. Qi, Li Yi, Hao Su, and Leonidas J. Guibas. Pointnet++: Deep hierarchical feature learning on point sets in a metric space. In 2017 International Conference on Neural Information Processing Systems (NIPS)."},{"key":"e_1_3_2_1_55_1","volume-title":"2020 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Sangaiah Karthik","unstructured":"Karthik Sangaiah , Michael Lui , Ragh Kuttappa , Baris Taskin , and Mark Hempstead . Snacknoc : Processing in the communication layer . In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). Karthik Sangaiah, Michael Lui, Ragh Kuttappa, Baris Taskin, and Mark Hempstead. Snacknoc: Processing in the communication layer. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_56_1","volume-title":"2017 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Seshadri Vivek","unstructured":"Vivek Seshadri , Donghyuk Lee , Thomas Mullins , Hasan Hassan , Amirali Boroumand , Jeremie Kim , Michael A. Kozuch , Onur Mutlu , Phillip B. Gibbons , and Todd C. Mowry . Ambit: In-memory accelerator for bulk bitwise operations using commodity dram technology . In 2017 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry. Ambit: In-memory accelerator for bulk bitwise operations using commodity dram technology. In 2017 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_57_1","volume-title":"2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Shafiee Ali","unstructured":"Ali Shafiee , Anirban Nag , Naveen Muralimanohar , Rajeev Balasubramonian , John Paul Strachan , Miao Hu , R Stanley Williams , and Vivek Srikumar . Isaac : A convolutional neural network accelerator with in-situ analog arithmetic in crossbars . In 2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Ali Shafiee, Anirban Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John Paul Strachan, Miao Hu, R Stanley Williams, and Vivek Srikumar. Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. In 2016 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_58_1","volume-title":"2018 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Tsai Po-An","unstructured":"Po-An Tsai , Changping Chen , and Daniel Sanchez . Adaptive scheduling for systems with asymmetric memory hierarchies . In 2018 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Po-An Tsai, Changping Chen, and Daniel Sanchez. Adaptive scheduling for systems with asymmetric memory hierarchies. In 2018 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"e_1_3_2_1_60_1","volume-title":"Infinity stream: Enabling transparent and automated in-memory computing","author":"Wang Zhengrong","year":"2022","unstructured":"Zhengrong Wang , Christopher Liu , and Tony Nowatzki . Infinity stream: Enabling transparent and automated in-memory computing . IEEE Computer Architecture Letter (CAL) , 2022 . Zhengrong Wang, Christopher Liu, and Tony Nowatzki. Infinity stream: Enabling transparent and automated in-memory computing. IEEE Computer Architecture Letter (CAL), 2022."},{"key":"e_1_3_2_1_61_1","volume-title":"2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Wang Zhengrong","unstructured":"Zhengrong Wang and Tony Nowatzki . Stream-based memory access specialization for general purpose processors . In 2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). Zhengrong Wang and Tony Nowatzki. Stream-based memory access specialization for general purpose processors. In 2019 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_62_1","volume-title":"2021 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Wang Zhengrong","unstructured":"Zhengrong Wang , Jian Weng , Jason Lowe-Power , Jayesh Gaur , and Tony Nowatzki . Stream floating : Enabling proactive and decentralized cache optimizations . In 2021 IEEE International Symposium on High Performance Computer Architecture (HPCA). Zhengrong Wang, Jian Weng, Jason Lowe-Power, Jayesh Gaur, and Tony Nowatzki. Stream floating: Enabling proactive and decentralized cache optimizations. In 2021 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_63_1","volume-title":"2022 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Wang Zhengrong","unstructured":"Zhengrong Wang , Jian Weng , Liu Sihao , and Tony Nowatzki . Near-stream computing : General and transparent near-cache acceleration . In 2022 IEEE International Symposium on High Performance Computer Architecture (HPCA). Zhengrong Wang, Jian Weng, Liu Sihao, and Tony Nowatzki. Near-stream computing: General and transparent near-cache acceleration. In 2022 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_64_1","volume-title":"2020 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA).","author":"Weng J.","unstructured":"J. Weng , S. Liu , V. Dadu , Z. Wang , P. Shah , and T. Nowatzki . Dsagen: Synthesizing programmable spatial accelerators . In 2020 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA). J. Weng, S. Liu, V. Dadu, Z. Wang, P. Shah, and T. Nowatzki. Dsagen: Synthesizing programmable spatial accelerators. In 2020 ACM\/IEEE Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_65_1","volume-title":"2020 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Weng J.","unstructured":"J. Weng , S. Liu , Z. Wang , V. Dadu , and T. Nowatzki . A hybrid systolic-dataflow architecture for inductive matrix algorithms . In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA). J. Weng, S. Liu, Z. Wang, V. Dadu, and T. Nowatzki. A hybrid systolic-dataflow architecture for inductive matrix algorithms. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_66_1","volume-title":"Proceedings of the ACM on Programming Languages (POPL)","author":"Willsey Max","year":"2021","unstructured":"Max Willsey , Chandrakana Nandi , Yisu Remy Wang , Oliver Flatt , Zachary Tatlock , and Pavel Panchekha . Egg : Fast and extensible equality saturation . In Proceedings of the ACM on Programming Languages (POPL) , 2021 . Max Willsey, Chandrakana Nandi, Yisu Remy Wang, Oliver Flatt, Zachary Tatlock, and Pavel Panchekha. Egg: Fast and extensible equality saturation. In Proceedings of the ACM on Programming Languages (POPL), 2021."},{"key":"e_1_3_2_1_67_1","volume-title":"2021 IEEE International Symposium on High Performance Computer Architecture (HPCA).","author":"Xie Xinfeng","unstructured":"Xinfeng Xie , Zheng Liang , Peng Gu , Abanti Basak , Lei Deng , Ling Liang , Xing Hu , and Yuan Xie . Spacea : Sparse matrix vector multiplication on processing-in-memory accelerator . In 2021 IEEE International Symposium on High Performance Computer Architecture (HPCA). Xinfeng Xie, Zheng Liang, Peng Gu, Abanti Basak, Lei Deng, Ling Liang, Xing Hu, and Yuan Xie. Spacea: Sparse matrix vector multiplication on processing-in-memory accelerator. In 2021 IEEE International Symposium on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_68_1","volume-title":"2019 ACM\/IEEE Design Automation Conference (DAC).","author":"Xin Xin","unstructured":"Xin Xin , Youtao Zhang , and Jun Yang . Roc : Dram-based processing with reduced operation cycles . In 2019 ACM\/IEEE Design Automation Conference (DAC). Xin Xin, Youtao Zhang, and Jun Yang. Roc: Dram-based processing with reduced operation cycles. In 2019 ACM\/IEEE Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_69_1","volume-title":"2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA).","author":"Yazdanshenas Sadegh","unstructured":"Sadegh Yazdanshenas , Kosuke Tatsumura , and Vaughn Betz . Don\u2019t forget the memory: Automatic block ram modelling, optimization, and architecture exploration . In 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA). Sadegh Yazdanshenas, Kosuke Tatsumura, and Vaughn Betz. Don\u2019t forget the memory: Automatic block ram modelling, optimization, and architecture exploration. In 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA)."},{"key":"e_1_3_2_1_70_1","volume-title":"2022 ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED).","author":"Zhang Jingyao","unstructured":"Jingyao Zhang , Hoda Naghibijouybari , and Elaheh Sadredini . Sealer : In-sram aes for high-performance and low-overhead memory encryption . In 2022 ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED). Jingyao Zhang, Hoda Naghibijouybari, and Elaheh Sadredini. Sealer: In-sram aes for high-performance and low-overhead memory encryption. In 2022 ACM\/IEEE International Symposium on Low Power Electronics and Design (ISLPED)."},{"key":"e_1_3_2_1_71_1","volume-title":"2022 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD).","author":"Zhang Jingyao","unstructured":"Jingyao Zhang and Elaheh Sadredini . Inhale : Enabling high-performance and energy-efficient in-sram cryptographic hash for iot . In 2022 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). Jingyao Zhang and Elaheh Sadredini. Inhale: Enabling high-performance and energy-efficient in-sram cryptographic hash for iot. In 2022 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)."},{"key":"e_1_3_2_1_72_1","volume-title":"2019 IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Zhuo Youwei","unstructured":"Youwei Zhuo , Chao Wang , Mingxing Zhang , Rui Wang , Dimin Niu , Yanzhi Wang , and Xuehai Qian . Graphq : Scalable pim-based graph processing . In 2019 IEEE\/ACM International Symposium on Microarchitecture (MICRO). Youwei Zhuo, Chao Wang, Mingxing Zhang, Rui Wang, Dimin Niu, Yanzhi Wang, and Xuehai Qian. Graphq: Scalable pim-based graph processing. In 2019 IEEE\/ACM International Symposium on Microarchitecture (MICRO)."}],"event":{"name":"ASPLOS '23: 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","location":"Vancouver BC Canada","acronym":"ASPLOS '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582016.3582032","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:45Z","timestamp":1750178805000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582016.3582032"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,25]]},"references-count":71,"alternative-id":["10.1145\/3582016.3582032","10.1145\/3582016"],"URL":"https:\/\/doi.org\/10.1145\/3582016.3582032","relation":{},"subject":[],"published":{"date-parts":[[2023,3,25]]},"assertion":[{"value":"2023-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}