{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T05:11:43Z","timestamp":1755839503838,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":109,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T00:00:00Z","timestamp":1679702400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["2010810"],"award-info":[{"award-number":["2010810"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","award":[""],"award-info":[{"award-number":[""]}],"id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["Applications Driving Architectures (ADA) Research Center"],"award-info":[{"award-number":["Applications Driving Architectures (ADA) Research Center"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["Applications Driving Architectures (ADA) Research Center"],"award-info":[{"award-number":["Applications Driving Architectures (ADA) Research Center"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,25]]},"DOI":"10.1145\/3582016.3582040","type":"proceedings-article","created":{"date-parts":[[2023,3,20]],"date-time":"2023-03-20T16:59:03Z","timestamp":1679331543000},"page":"806-820","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Vidi: Record Replay for Reconfigurable Hardware"],"prefix":"10.1145","author":[{"given":"Gefei","family":"Zuo","sequence":"first","affiliation":[{"name":"University of Michigan, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiacheng","family":"Ma","sequence":"additional","affiliation":[{"name":"University of Michigan, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Quinn","sequence":"additional","affiliation":[{"name":"University of California at Santa Cruz, Santa Cruz, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baris","family":"Kasikci","sequence":"additional","affiliation":[{"name":"University of Michigan, USA \/ Google, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2015. https:\/\/www.exostivlabs.com\/fpga-debug-flow-should-be-improved\/ \t\t\t\t  2015. https:\/\/www.exostivlabs.com\/fpga-debug-flow-should-be-improved\/"},{"key":"e_1_3_2_1_2_1","unstructured":"2016. Xilinx Integrated Logic Analyzer v6.2 (LogiCORE IP). https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_2\/pg172-ila.pdf \t\t\t\t  2016. Xilinx Integrated Logic Analyzer v6.2 (LogiCORE IP). https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_2\/pg172-ila.pdf"},{"key":"e_1_3_2_1_3_1","unstructured":"2018. https:\/\/github.com\/aeonstasis\/sssp-fpga \t\t\t\t  2018. https:\/\/github.com\/aeonstasis\/sssp-fpga"},{"key":"e_1_3_2_1_4_1","unstructured":"2018. https:\/\/github.com\/dowenberghmark\/FPGA-SHA256 \t\t\t\t  2018. https:\/\/github.com\/dowenberghmark\/FPGA-SHA256"},{"key":"e_1_3_2_1_5_1","unstructured":"2018. https:\/\/github.com\/onioncc\/iSmartDNN \t\t\t\t  2018. https:\/\/github.com\/onioncc\/iSmartDNN"},{"key":"e_1_3_2_1_6_1","unstructured":"2018. Intel Quartus Prime Pro Edition User Guide: Debug Tools. 196. \t\t\t\t  2018. Intel Quartus Prime Pro Edition User Guide: Debug Tools. 196."},{"key":"e_1_3_2_1_7_1","unstructured":"2020. Buggy axi_atop_filter. https:\/\/github.com\/pulp-platform\/axi\/commit\/a8a3a2a322602399bfa3b6bda2e1f754994751f4 \t\t\t\t  2020. Buggy axi_atop_filter. https:\/\/github.com\/pulp-platform\/axi\/commit\/a8a3a2a322602399bfa3b6bda2e1f754994751f4"},{"key":"e_1_3_2_1_8_1","unstructured":"2020. Vivado Design Suite. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html \t\t\t\t  2020. Vivado Design Suite. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html"},{"key":"e_1_3_2_1_9_1","unstructured":"2021. Official Repository of the AWS EC2 FPGA Hardware and Software Development Kit. https:\/\/github.com\/aws\/aws-fpga \t\t\t\t  2021. Official Repository of the AWS EC2 FPGA Hardware and Software Development Kit. https:\/\/github.com\/aws\/aws-fpga"},{"key":"e_1_3_2_1_10_1","unstructured":"2022. Questa Verification & Simulation. https:\/\/eda.sw.siemens.com\/en-US\/ic\/questa\/simulation \t\t\t\t  2022. Questa Verification & Simulation. https:\/\/eda.sw.siemens.com\/en-US\/ic\/questa\/simulation"},{"key":"e_1_3_2_1_11_1","unstructured":"2022. Xcelium Logic Simulation. https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/simulation-and-testbench-verification\/xcelium-simulator.html \t\t\t\t  2022. Xcelium Logic Simulation. https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/simulation-and-testbench-verification\/xcelium-simulator.html"},{"key":"e_1_3_2_1_12_1","unstructured":"Alibaba. 2018. Deep Dive into Alibaba Cloud F3 FPGA as a Service Instances. https:\/\/www.alibabacloud.com\/blog\/deep-dive-into-alibaba-cloud-f3-fpga-as-a-service-instances_594057 \t\t\t\t  Alibaba. 2018. Deep Dive into Alibaba Cloud F3 FPGA as a Service Instances. https:\/\/www.alibabacloud.com\/blog\/deep-dive-into-alibaba-cloud-f3-fpga-as-a-service-instances_594057"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629594"},{"key":"e_1_3_2_1_14_1","unstructured":"Amazon. 2017. Amazon EC2 F1 Instances - Run Customizable FPGAs in the AWS Cloud. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1 \t\t\t\t  Amazon. 2017. Amazon EC2 F1 Instances - Run Customizable FPGAs in the AWS Cloud. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1"},{"key":"e_1_3_2_1_15_1","unstructured":"ARM Limited. 2021. AMBA AXI and ACE Protocol Specification. \t\t\t\t  ARM Limited. 2021. AMBA AXI and ACE Protocol Specification."},{"key":"e_1_3_2_1_16_1","volume-title":"X-ray: Automating Root-Cause Diagnosis of Performance Anomalies in Production Software. In 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI 12)","author":"Attariyan Mona","year":"2012","unstructured":"Mona Attariyan , M Ichael Chow , and Jason Flinn . 2012 . X-ray: Automating Root-Cause Diagnosis of Performance Anomalies in Production Software. In 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI 12) . USENIX Association, Hollywood, CA. 307\u2013320. isbn:978-1-93 1971-96-6 https:\/\/www.usenix.org\/conference\/osdi12\/technical-sessions\/presentation\/attariyan Mona Attariyan, MIchael Chow, and Jason Flinn. 2012. X-ray: Automating Root-Cause Diagnosis of Performance Anomalies in Production Software. In 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI 12). USENIX Association, Hollywood, CA. 307\u2013320. isbn:978-1-931971-96-6 https:\/\/www.usenix.org\/conference\/osdi12\/technical-sessions\/presentation\/attariyan"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.30"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372491"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375307"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3552521"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/122759.122777"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1134760.1220164"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2524224.2524228"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/225535.225538"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3543668"},{"key":"e_1_3_2_1_26_1","unstructured":"Burkeley Architecture Research. 2014. TileLink 0.3.3 Specification. https:\/\/docs.google.com\/document\/d\/1Iczcjigc-LUi8QmDPwnAu1kH4Rrt6Kqi1_EUaCrfrk8\/pub \t\t\t\t  Burkeley Architecture Research. 2014. TileLink 0.3.3 Specification. https:\/\/docs.google.com\/document\/d\/1Iczcjigc-LUi8QmDPwnAu1kH4Rrt6Kqi1_EUaCrfrk8\/pub"},{"key":"e_1_3_2_1_27_1","unstructured":"Cadence. 2021. Jasper FPV App. https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/formal-and-static-verification\/jasper-gold-verification-platform\/formal-property-verification-app.html?CMP=SVG_JasGApp_IntDgn \t\t\t\t  Cadence. 2021. Jasper FPV App. https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/formal-and-static-verification\/jasper-gold-verification-platform\/formal-property-verification-app.html?CMP=SVG_JasGApp_IntDgn"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3317550.3321424"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439290"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815985"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00002"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2009.5070506"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815409"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican0469-36"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1060289.1060309"},{"key":"e_1_3_2_1_36_1","volume-title":"15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18)","author":"Firestone Daniel","year":"2018","unstructured":"Daniel Firestone , Andrew Putnam , Sambhrama Mundkur , Derek Chiou , Alireza Dabagh , Mike Andrewartha , Hari Angepat , Vivek Bhanu , Adrian Caulfield , and Eric Chung . 2018 . Azure accelerated networking: Smartnics in the public cloud . In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18) . 51\u201366. Daniel Firestone, Andrew Putnam, Sambhrama Mundkur, Derek Chiou, Alireza Dabagh, Mike Andrewartha, Hari Angepat, Vivek Bhanu, Adrian Caulfield, and Eric Chung. 2018. Azure accelerated networking: Smartnics in the public cloud. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18). 51\u201366."},{"key":"e_1_3_2_1_37_1","volume-title":"Shukla","author":"Foisy Daniel","year":"2015","unstructured":"Daniel Foisy and Sunil K . Shukla . 2015 . Cycle-Accurate Replay and Debugging of Running FPGA Systems . https:\/\/patents.google.com\/patent\/US9217774\/en Daniel Foisy and Sunil K. Shukla. 2015. Cycle-Accurate Replay and Debugging of Running FPGA Systems. https:\/\/patents.google.com\/patent\/US9217774\/en"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1966445.1966465"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507762"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665737"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.26"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462167"},{"key":"e_1_3_2_1_43_1","first-page":"38","volume-title":"Towards Production-Run Heisenbugs Reproduction on Commercial Hardware. In 2017 USENIX Annual Technical Conference (USENIX ATC 17)","author":"Huang Shiyou","year":"2017","unstructured":"Shiyou Huang , Bowen Cai , and Jeff Huang . 2017 . Towards Production-Run Heisenbugs Reproduction on Commercial Hardware. In 2017 USENIX Annual Technical Conference (USENIX ATC 17) . USENIX Association, Santa Clara, CA. 403\u2013415. isbn:978-1-93 1971- 38 - 36 Shiyou Huang, Bowen Cai, and Jeff Huang. 2017. Towards Production-Run Heisenbugs Reproduction on Commercial Hardware. In 2017 USENIX Annual Technical Conference (USENIX ATC 17). USENIX Association, Santa Clara, CA. 403\u2013415. isbn:978-1-931971-38-6"},{"key":"e_1_3_2_1_44_1","unstructured":"Intel. 2020. Intel Quartus Prime Pro Edition User Guide: Debug Tools. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug-qpp-debug.pdf \t\t\t\t  Intel. 2020. Intel Quartus Prime Pro Edition User Guide: Debug Tools. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug-qpp-debug.pdf"},{"key":"e_1_3_2_1_45_1","unstructured":"Intel. 2021. Avalon\u00ae Interface Specifications. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/manual\/mnl_avalon_spec.pdf \t\t\t\t  Intel. 2021. Avalon\u00ae Interface Specifications. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/manual\/mnl_avalon_spec.pdf"},{"key":"e_1_3_2_1_46_1","volume-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","author":"Khawaja Ahmed","year":"2018","unstructured":"Ahmed Khawaja , Joshua Landgraf , Rohith Prakash , Michael Wei , Eric Schkufza , and Christopher J Rossbach . 2018 . Sharing, protection, and compatibility for reconfigurable fabric with amorphos . In 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18) . 107\u2013127. Ahmed Khawaja, Joshua Landgraf, Rohith Prakash, Michael Wei, Eric Schkufza, and Christopher J Rossbach. 2018. Sharing, protection, and compatibility for reconfigurable fabric with amorphos. In 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18). 107\u2013127."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439283"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00021"},{"key":"e_1_3_2_1_49_1","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Korolija Dario","year":"2020","unstructured":"Dario Korolija , Timothy Roscoe , and Gustavo Alonso . 2020 . Do OS abstractions make sense on FPGAs? In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20) . 991\u20131010. Dario Korolija, Timothy Roscoe, and Gustavo Alonso. 2020. Do OS abstractions make sense on FPGAs? In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). 991\u20131010."},{"key":"e_1_3_2_1_50_1","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Kwon Dongup","year":"2020","unstructured":"Dongup Kwon , Junehyuk Boo , Dongryeong Kim , and Jangwoo Kim . 2020 . FVM: FPGA-assisted Virtual Device Emulation for Fast, Scalable, and Flexible Storage Virtualization . In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20) . 955\u2013971. Dongup Kwon, Junehyuk Boo, Dongryeong Kim, and Jangwoo Kim. 2020. FVM: FPGA-assisted Virtual Device Emulation for Fast, Scalable, and Flexible Storage Virtualization. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). 955\u2013971."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1811039.1811057"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/359545.359563"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446755"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2017.09.046"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192380"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2738001"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378482"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507701"},{"key":"#cr-split#-e_1_3_2_1_60_1.1","unstructured":"Piyush Manavar Manoj Nambiar Nupur Sumeet Rekha Singhal Sharod Choudhary and Amey Pandit. 2021. Experience with PCIe Streaming on FPGA for High Throughput ML Inferencing. https:\/\/doi.org\/10.48550\/arXiv.2110.11719 arxiv:2110.11719. 10.48550\/arXiv.2110.11719"},{"key":"#cr-split#-e_1_3_2_1_60_1.2","unstructured":"Piyush Manavar Manoj Nambiar Nupur Sumeet Rekha Singhal Sharod Choudhary and Amey Pandit. 2021. Experience with PCIe Streaming on FPGA for High Throughput ML Inferencing. https:\/\/doi.org\/10.48550\/arXiv.2110.11719 arxiv:2110.11719."},{"key":"e_1_3_2_1_61_1","unstructured":"Marco Merlini. 2020. DebugGovernor at Github. https:\/\/github.com\/esophagus-now\/ye_olde_verilogge\/blob\/fe24224938814a799789ff159c659e857f76a8b2\/dbg_guv\/axis_governor\/axis_governor.v#L105 \t\t\t\t  Marco Merlini. 2020. DebugGovernor at Github. https:\/\/github.com\/esophagus-now\/ye_olde_verilogge\/blob\/fe24224938814a799789ff159c659e857f76a8b2\/dbg_guv\/axis_governor\/axis_governor.v#L105"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037751"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439305"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382146"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382146"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/1140277.1140303"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.16"},{"key":"e_1_3_2_1_68_1","volume-title":"2017 USENIX Annual Technical Conference (USENIXATC 17)","author":"O\u2019Callahan Robert","year":"2017","unstructured":"Robert O\u2019Callahan , Chris Jones , Nathan Froyd , Kyle Huey , Albert Noll , and Nimrod Partush . 2017 . Engineering record and replay for deployability . In 2017 USENIX Annual Technical Conference (USENIXATC 17) . 377\u2013389. Robert O\u2019Callahan, Chris Jones, Nathan Froyd, Kyle Huey, Albert Noll, and Nimrod Partush. 2017. Engineering record and replay for deployability. In 2017 USENIX Annual Technical Conference (USENIXATC 17). 377\u2013389."},{"key":"e_1_3_2_1_69_1","unstructured":"OpenCores. 2010. WISHBONE System-on-Chip (SoC)Interconnection Architecturefor Portable IP Cores. \t\t\t\t  OpenCores. 2010. WISHBONE System-on-Chip (SoC)Interconnection Architecturefor Portable IP Cores."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.37"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629593"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772958"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155646"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2912307"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00015"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/312203.312214"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439298"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304010"},{"key":"e_1_3_2_1_79_1","volume-title":"Proceedings of the 2012 USENIX Conference on Annual Technical Conference (USENIX ATC\u201912)","author":"Serebryany Konstantin","year":"2012","unstructured":"Konstantin Serebryany , Derek Bruening , Alexander Potapenko , and Dmitry Vyukov . 2012 . AddressSanitizer: A Fast Address Sanity Checker . In Proceedings of the 2012 USENIX Conference on Annual Technical Conference (USENIX ATC\u201912) . USENIX Association, USA. 28. Konstantin Serebryany, Derek Bruening, Alexander Potapenko, and Dmitry Vyukov. 2012. AddressSanitizer: A Fast Address Sanity Checker. In Proceedings of the 2012 USENIX Conference on Annual Technical Conference (USENIX ATC\u201912). USENIX Association, USA. 28."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/1791194.1791203"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.68"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3035954"},{"key":"e_1_3_2_1_84_1","unstructured":"SiFive. 2019. SiFive TileLink Specification 1.8.0. https:\/\/sifive.cdn.prismic.io\/sifivecab05224-2df1-4af8-adee-8d9cba3378cd_tilelink-spec-1.8.0.pdf \t\t\t\t  SiFive. 2019. SiFive TileLink Specification 1.8.0. https:\/\/sifive.cdn.prismic.io\/sifivecab05224-2df1-4af8-adee-8d9cba3378cd_tilelink-spec-1.8.0.pdf"},{"key":"e_1_3_2_1_85_1","unstructured":"Wilson Snyder. 2021. https:\/\/www.veripool.org\/verilator\/ \t\t\t\t  Wilson Snyder. 2021. https:\/\/www.veripool.org\/verilator\/"},{"key":"e_1_3_2_1_86_1","unstructured":"Synopsys. 2021. VCS Functional Verification Solution. https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html \t\t\t\t  Synopsys. 2021. VCS Functional Verification Solution. https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html"},{"key":"e_1_3_2_1_87_1","unstructured":"Timothy Trippel Kang G Shin Alex Chernyakhovsky Garret Kelly Dominic Rizzo and Matthew Hicks. 2021. Fuzzing Hardware Like Software. arXiv preprint arXiv:2102.02308. \t\t\t\t  Timothy Trippel Kang G Shin Alex Chernyakhovsky Garret Kelly Dominic Rizzo and Matthew Hicks. 2021. Fuzzing Hardware Like Software. arXiv preprint arXiv:2102.02308."},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950370"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/3050220.3050234"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439288"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCC.2020.2992548"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid51090.2021.00023"},{"key":"e_1_3_2_1_93_1","unstructured":"Stephen Williams. 2022. Icarus Verilog. http:\/\/iverilog.icarus.com\/ \t\t\t\t  Stephen Williams. 2022. Icarus Verilog. http:\/\/iverilog.icarus.com\/"},{"key":"e_1_3_2_1_94_1","volume-title":"2011 IEEE 27th International Conference on Data Engineering. 1292\u20131295","author":"Woods Louis","year":"2011","unstructured":"Louis Woods , Jens Teubner , and Gustavo Alonso . 2011 . Real-time pattern matching with FPGAs . In 2011 IEEE 27th International Conference on Data Engineering. 1292\u20131295 . Louis Woods, Jens Teubner, and Gustavo Alonso. 2011. Real-time pattern matching with FPGAs. In 2011 IEEE 27th International Conference on Data Engineering. 1292\u20131295."},{"key":"e_1_3_2_1_95_1","unstructured":"Xilinx. 2016. Integrated Logic Analyzer v6.2. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_2\/pg172-ila.pdf \t\t\t\t  Xilinx. 2016. Integrated Logic Analyzer v6.2. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ila\/v6_2\/pg172-ila.pdf"},{"key":"e_1_3_2_1_96_1","unstructured":"Xilinx. 2018. AXI Protocol Checker v2.0. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axi_protocol_checker\/v2_0\/pg101-axi-protocol-checker.pdf \t\t\t\t  Xilinx. 2018. AXI Protocol Checker v2.0. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axi_protocol_checker\/v2_0\/pg101-axi-protocol-checker.pdf"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859633"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168865"},{"key":"e_1_3_2_1_99_1","volume-title":"NanoLog: A Nanosecond Scale Logging System. In 2018 USENIX Annual Technical Conference (USENIX ATC 18)","author":"Yang Stephen","year":"2018","unstructured":"Stephen Yang , Seo Jin Park , and John Ousterhout . 2018 . NanoLog: A Nanosecond Scale Logging System. In 2018 USENIX Annual Technical Conference (USENIX ATC 18) . USENIX Association, Boston, MA. 335\u2013350. isbn:978-1-939133-01-4 https:\/\/www.usenix.org\/conference\/atc18\/presentation\/yang-stephen Stephen Yang, Seo Jin Park, and John Ousterhout. 2018. NanoLog: A Nanosecond Scale Logging System. In 2018 USENIX Annual Technical Conference (USENIX ATC 18). USENIX Association, Boston, MA. 335\u2013350. isbn:978-1-939133-01-4 https:\/\/www.usenix.org\/conference\/atc18\/presentation\/yang-stephen"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279792"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8030295"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00071"},{"key":"e_1_3_2_1_103_1","volume-title":"FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 171\u2013182","author":"Zhang Yichi","year":"2021","unstructured":"Yichi Zhang , Junhao Pan , Xinheng Liu , Hongzheng Chen , Deming Chen , and Zhiru Zhang . 2021 . FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 171\u2013182 . Yichi Zhang, Junhao Pan, Xinheng Liu, Hongzheng Chen, Deming Chen, and Zhiru Zhang. 2021. FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 171\u2013182."},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132778"},{"key":"e_1_3_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2017.25"},{"key":"e_1_3_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174255"},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454101"}],"event":{"name":"ASPLOS '23: 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Vancouver BC Canada","acronym":"ASPLOS '23"},"container-title":["Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582016.3582040","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:45Z","timestamp":1750178805000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582016.3582040"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,25]]},"references-count":109,"alternative-id":["10.1145\/3582016.3582040","10.1145\/3582016"],"URL":"https:\/\/doi.org\/10.1145\/3582016.3582040","relation":{},"subject":[],"published":{"date-parts":[[2023,3,25]]},"assertion":[{"value":"2023-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}