{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T15:06:05Z","timestamp":1783091165032,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T00:00:00Z","timestamp":1679702400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2021ZD0110101"],"award-info":[{"award-number":["2021ZD0110101"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62232015, 62090024, 62132020, 62202452"],"award-info":[{"award-number":["62232015, 62090024, 62132020, 62202452"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Australian Research Council grant","award":["DP210102409"],"award-info":[{"award-number":["DP210102409"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,25]]},"DOI":"10.1145\/3582016.3582046","type":"proceedings-article","created":{"date-parts":[[2023,3,20]],"date-time":"2023-03-20T16:59:03Z","timestamp":1679331543000},"page":"483-497","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Occamy: Elastically Sharing a SIMD Co-processor across Multiple CPU Cores"],"prefix":"10.1145","author":[{"given":"Zhongcheng","family":"Zhang","sequence":"first","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China \/ University of Chinese Academy of Sciences, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yan","family":"Ou","sequence":"additional","affiliation":[{"name":"HiSilicon Technologies, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chenxi","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongbin","family":"Zhou","sequence":"additional","affiliation":[{"name":"HiSilicon Technologies, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoyu","family":"Wang","sequence":"additional","affiliation":[{"name":"HiSilicon Technologies, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China \/ University of Chinese Academy of Sciences, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yucheng","family":"Ouyang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China \/ University of Chinese Academy of Sciences, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiahao","family":"Shan","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China \/ University of Chinese Academy of Sciences, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jingling","family":"Xue","sequence":"additional","affiliation":[{"name":"UNSW, Sydney, Australia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huimin","family":"Cui","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China \/ University of Chinese Academy of Sciences, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaobing","family":"Feng","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology at Chinese Academy of Sciences, China \/ University of Chinese Academy of Sciences, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Alon Amid Krste Asanovic Allen Baum Alex Bradbury Tony Brewer Chris Celio Aliaksei Chapyzhenka Silviu Chiricescu Ken Dockser and Bob Dreyer. 2020. RISC-V \u201cV\u201d Vector Extension version 0.9. \t\t\t\t  Alon Amid Krste Asanovic Allen Baum Alex Bradbury Tony Brewer Chris Celio Aliaksei Chapyzhenka Silviu Chiricescu Ken Dockser and Bob Dreyer. 2020. RISC-V \u201cV\u201d Vector Extension version 0.9."},{"key":"e_1_3_2_1_2_1","volume-title":"Software-Defined Vector Processing on Manycore Fabrics. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 392\u2013406","author":"Bedoukian Philip","year":"2021","unstructured":"Philip Bedoukian , Neil Adit , Edwin Peguero , and Adrian Sampson . 2021 . Software-Defined Vector Processing on Manycore Fabrics. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 392\u2013406 . Philip Bedoukian, Neil Adit, Edwin Peguero, and Adrian Sampson. 2021. Software-Defined Vector Processing on Manycore Fabrics. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 392\u2013406."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2514641.2514644"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.2295820"},{"key":"e_1_3_2_1_5_1","volume-title":"The gem5 simulator. ACM SIGARCH computer architecture news, 39, 2","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R Hower , Tushar Krishna , and Somayeh Sardashti . 2011. The gem5 simulator. ACM SIGARCH computer architecture news, 39, 2 ( 2011 ), 1\u20137. Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R Hower, Tushar Krishna, and Somayeh Sardashti. 2011. The gem5 simulator. ACM SIGARCH computer architecture news, 39, 2 (2011), 1\u20137."},{"key":"e_1_3_2_1_6_1","unstructured":"Mark Byler Michael Wolfe James Davies Christopher Huson and Bruce Leasure. 1987. Multiple Version Loops. In ICPP. \t\t\t\t  Mark Byler Michael Wolfe James Davies Christopher Huson and Bruce Leasure. 1987. Multiple Version Loops. In ICPP."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3519939.3523701"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446692"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3061394"},{"key":"e_1_3_2_1_10_1","unstructured":"Standard Performance Evaluation Corporation. 2017. SPEC CPU\u00ae 2017. https:\/\/www.spec.org\/cpu2017\/ \t\t\t\t  Standard Performance Evaluation Corporation. 2017. SPEC CPU\u00ae 2017. https:\/\/www.spec.org\/cpu2017\/"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878934"},{"key":"e_1_3_2_1_12_1","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 209\u2013222","author":"Domingos Joao Mario","year":"2021","unstructured":"Joao Mario Domingos , Nuno Neves , Nuno Roma , and Pedro Tom\u00e1s . 2021 . Unlimited vector extension with data streaming support . In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 209\u2013222 . Joao Mario Domingos, Nuno Neves, Nuno Roma, and Pedro Tom\u00e1s. 2021. Unlimited vector extension with data streaming support. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 209\u2013222."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 670\u2013684","author":"Gobieski Graham","year":"2019","unstructured":"Graham Gobieski , Amolak Nagi , Nathan Serafin , Mehmet Meric Isgenc , Nathan Beckmann , and Brandon Lucia . 2019 . Manic: A vector-dataflow architecture for ultra-low-power embedded systems . In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 670\u2013684 . Graham Gobieski, Amolak Nagi, Nathan Serafin, Mehmet Meric Isgenc, Nathan Beckmann, and Brandon Lucia. 2019. Manic: A vector-dataflow architecture for ultra-low-power embedded systems. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 670\u2013684."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618830"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2016.11"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.11.006"},{"key":"e_1_3_2_1_17_1","volume-title":"Chachick","author":"Kesiraju Aditya","year":"2020","unstructured":"Aditya Kesiraju , Andrew J. Beaumont-Smith , Deepankar Duggal , and Ran A . Chachick . 2020 . Coprocessor with Distributed Register . Aditya Kesiraju, Andrew J. Beaumont-Smith, Deepankar Duggal, and Ran A. Chachick. 2020. Coprocessor with Distributed Register."},{"key":"e_1_3_2_1_18_1","unstructured":"Aditya Kesiraju Andrew J. Beaumont-Smith Boris S. Alvarez-Heredia Pradeep Kanapathipillai Ran A. Chachick and Srikanth Balasubramanian. 2020. Coprocessors with Bypass Optimization Variable Grid Architecture and Fused Vector Operations. \t\t\t\t  Aditya Kesiraju Andrew J. Beaumont-Smith Boris S. Alvarez-Heredia Pradeep Kanapathipillai Ran A. Chachick and Srikanth Balasubramanian. 2020. Coprocessors with Bypass Optimization Variable Grid Architecture and Fused Vector Operations."},{"key":"e_1_3_2_1_19_1","unstructured":"Aditya Kesiraju Brett S. Feero Nikhil Gupta and Viney Gautam. 2020. Coprocessor Operation Bundling. \t\t\t\t  Aditya Kesiraju Brett S. Feero Nikhil Gupta and Viney Gautam. 2020. Coprocessor Operation Bundling."},{"key":"e_1_3_2_1_20_1","volume-title":"SC18: International Conference for High Performance Computing, Networking, Storage and Analysis. 685\u2013696","author":"Komatsu Kazuhiko","year":"2018","unstructured":"Kazuhiko Komatsu , Shintaro Momose , Yoko Isobe , Osamu Watanabe , Akihiro Musa , Mitsuo Yokokawa , Toshikazu Aoyama , Masayuki Sato , and Hiroaki Kobayashi . 2018 . Performance evaluation of a vector supercomputer SX-Aurora TSUBASA . In SC18: International Conference for High Performance Computing, Networking, Storage and Analysis. 685\u2013696 . Kazuhiko Komatsu, Shintaro Momose, Yoko Isobe, Osamu Watanabe, Akihiro Musa, Mitsuo Yokokawa, Toshikazu Aoyama, Masayuki Sato, and Hiroaki Kobayashi. 2018. Performance evaluation of a vector supercomputer SX-Aurora TSUBASA. In SC18: International Conference for High Performance Computing, Networking, Storage and Analysis. 685\u2013696."},{"key":"e_1_3_2_1_21_1","volume-title":"International Conference on High Performance Computing. 226\u2013245","author":"Koskela Tuomas","year":"2018","unstructured":"Tuomas Koskela , Zakhar Matveev , Charlene Yang , Adetokunbo Adedoyin , Roman Belenov , Philippe Thierry , Zhengji Zhao , Rahulkumar Gayatri , Hongzhang Shan , and Leonid Oliker . 2018 . A novel multi-level integrated roofline model approach for performance characterization . In International Conference on High Performance Computing. 226\u2013245 . Tuomas Koskela, Zakhar Matveev, Charlene Yang, Adetokunbo Adedoyin, Roman Belenov, Philippe Thierry, Zhengji Zhao, Rahulkumar Gayatri, Hongzhang Shan, and Leonid Oliker. 2018. A novel multi-level integrated roofline model approach for performance characterization. In International Conference on High Performance Computing. 226\u2013245."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006736"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349320"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000080"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2491464"},{"key":"e_1_3_2_1_26_1","unstructured":"Bruce Paul Leung. 1990. Issues on the design of parallelizing compilers. Master\u2019s thesis. Citeseer. \t\t\t\t  Bruce Paul Leung. 1990. Issues on the design of parallelizing compilers. Master\u2019s thesis. Citeseer."},{"key":"e_1_3_2_1_27_1","unstructured":"Arm Limited. 2021. Introduction to SVE2. https:\/\/developer.arm.com\/documentation\/102340\/0001\/Introducing-SVE2 \t\t\t\t  Arm Limited. 2021. Introduction to SVE2. https:\/\/developer.arm.com\/documentation\/102340\/0001\/Introducing-SVE2"},{"key":"e_1_3_2_1_28_1","first-page":"37","article-title":"Using an extended Roofline Model to understand data and thread affinities on NUMA systems","volume":"1","author":"Lorenzo Oscar G","year":"2014","unstructured":"Oscar G Lorenzo , Tom\u00e1s F Pena , Jos\u00e9 C Cabaleiro , Juan C Pichel , and Francisco F Rivera . 2014 . Using an extended Roofline Model to understand data and thread affinities on NUMA systems . Annals of Multicore and GPU Programming , 1 , 1 (2014), 37 \u2013 48 . Oscar G Lorenzo, Tom\u00e1s F Pena, Jos\u00e9 C Cabaleiro, Juan C Pichel, and Francisco F Rivera. 2014. Using an extended Roofline Model to understand data and thread affinities on NUMA systems. Annals of Multicore and GPU Programming, 1, 1 (2014), 37\u201348.","journal-title":"Annals of Multicore and GPU Programming"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2898364"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.20"},{"key":"e_1_3_2_1_31_1","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 167\u2013180","author":"Nori Anant V","year":"2021","unstructured":"Anant V Nori , Rahul Bera , Shankar Balachandran , Joydeep Rakshit , Om J Omer , Avishaii Abuhatzera , Belliappa Kuttanna , and Sreenivas Subramoney . 2021 . REDUCT: Keep it Close, Keep it Cool!: Efficient Scaling of DNN Inference on Multi-core CPUs with Near-Cache Compute . In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 167\u2013180 . Anant V Nori, Rahul Bera, Shankar Balachandran, Joydeep Rakshit, Om J Omer, Avishaii Abuhatzera, Belliappa Kuttanna, and Sreenivas Subramoney. 2021. REDUCT: Keep it Close, Keep it Cool!: Efficient Scaling of DNN Inference on Multi-core CPUs with Near-Cache Compute. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). 167\u2013180."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917757"},{"key":"e_1_3_2_1_33_1","volume-title":"2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture. 84\u201395","author":"Park Yongjun","year":"2012","unstructured":"Yongjun Park , Jason Jong Kyu Park , Hyunchul Park , and Scott Mahlke . 2012 . Libra: Tailoring simd execution using heterogeneous hardware and dynamic configurability . In 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture. 84\u201395 . Yongjun Park, Jason Jong Kyu Park, Hyunchul Park, and Scott Mahlke. 2012. Libra: Tailoring simd execution using heterogeneous hardware and dynamic configurability. In 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture. 84\u201395."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2151014"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2006.74"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936203"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"e_1_3_2_1_38_1","unstructured":"Inc Synopsys. [n. d.]. Synopsys Design Compiler. https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/dc-ultra.html \t\t\t\t  Inc Synopsys. [n. d.]. Synopsys Design Compiler. https:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/dc-ultra.html"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446707"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"e_1_3_2_1_41_1","volume-title":"Auto-tuning performance on multicore computers","author":"Williams Samuel Webb","unstructured":"Samuel Webb Williams . 2008. Auto-tuning performance on multicore computers . University of California , Berkeley. Samuel Webb Williams. 2008. Auto-tuning performance on multicore computers. University of California, Berkeley."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3085578"},{"key":"e_1_3_2_1_43_1","first-page":"19","article-title":"Vector engine processor of NEC\u2019s brand-new supercomputer SX-Aurora TSUBASA. In Proceedings of A Symposium on High Performance Chips","volume":"30","author":"Yamada Yohei","year":"2018","unstructured":"Yohei Yamada and Shintaro Momose . 2018 . Vector engine processor of NEC\u2019s brand-new supercomputer SX-Aurora TSUBASA. In Proceedings of A Symposium on High Performance Chips , Hot Chips. 30 , 19 \u2013 21 . Yohei Yamada and Shintaro Momose. 2018. Vector engine processor of NEC\u2019s brand-new supercomputer SX-Aurora TSUBASA. In Proceedings of A Symposium on High Performance Chips, Hot Chips. 30, 19\u201321.","journal-title":"Hot Chips."},{"key":"e_1_3_2_1_44_1","volume-title":"Intelligent Computing","author":"Yang Charlene","unstructured":"Charlene Yang , Yunsong Wang , Thorsten Kurth , Steven Farrell , and Samuel Williams . 2021. Hierarchical roofline performance analysis for deep learning applications . In Intelligent Computing . Springer , 473\u2013491. Charlene Yang, Yunsong Wang, Thorsten Kurth, Steven Farrell, and Samuel Williams. 2021. Hierarchical roofline performance analysis for deep learning applications. In Intelligent Computing. Springer, 473\u2013491."},{"key":"e_1_3_2_1_45_1","volume-title":"2019 USENIX Annual Technical Conference (USENIX ATC 19)","author":"Zhang Chengliang","year":"2019","unstructured":"Chengliang Zhang , Minchen Yu , Wei Wang , and Feng Yan . 2019 . MArk: Exploiting Cloud Services for Cost-Effective,SLO-Aware Machine Learning Inference Serving . In 2019 USENIX Annual Technical Conference (USENIX ATC 19) . 1049\u20131062. Chengliang Zhang, Minchen Yu, Wei Wang, and Feng Yan. 2019. MArk: Exploiting Cloud Services for Cost-Effective,SLO-Aware Machine Learning Inference Serving. In 2019 USENIX Annual Technical Conference (USENIX ATC 19). 1049\u20131062."},{"key":"e_1_3_2_1_46_1","volume-title":"2018 USENIX Annual Technical Conference (USENIX ATC 18)","author":"Zhang Minjia","year":"2018","unstructured":"Minjia Zhang , Samyam Rajbhandari , Wenhan Wang , and Yuxiong He . 2018 . DeepCPU: Serving RNN-based Deep Learning Models 10x Faster . In 2018 USENIX Annual Technical Conference (USENIX ATC 18) . 951\u2013965. Minjia Zhang, Samyam Rajbhandari, Wenhan Wang, and Yuxiong He. 2018. DeepCPU: Serving RNN-based Deep Learning Models 10x Faster. In 2018 USENIX Annual Technical Conference (USENIX ATC 18). 951\u2013965."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2886101"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854054"}],"event":{"name":"ASPLOS '23: 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","location":"Vancouver BC Canada","acronym":"ASPLOS '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582016.3582046","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:45Z","timestamp":1750178805000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582016.3582046"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,25]]},"references-count":48,"alternative-id":["10.1145\/3582016.3582046","10.1145\/3582016"],"URL":"https:\/\/doi.org\/10.1145\/3582016.3582046","relation":{},"subject":[],"published":{"date-parts":[[2023,3,25]]},"assertion":[{"value":"2023-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}