{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T01:12:06Z","timestamp":1780708326181,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":123,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T00:00:00Z","timestamp":1679702400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1846169,CNS-2006943"],"award-info":[{"award-number":["CNS-1846169,CNS-2006943"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006168","name":"National Nuclear Security Administration","doi-asserted-by":"publisher","award":["DE-NA0003969"],"award-info":[{"award-number":["DE-NA0003969"]}],"id":[{"id":"10.13039\/100006168","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,25]]},"DOI":"10.1145\/3582016.3582048","type":"proceedings-article","created":{"date-parts":[[2023,3,20]],"date-time":"2023-03-20T16:59:03Z","timestamp":1679331543000},"page":"556-571","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Reconfigurable Virtual Memory for FPGA-Driven I\/O"],"prefix":"10.1145","author":[{"given":"Joshua","family":"Landgraf","sequence":"first","affiliation":[{"name":"University of Texas at Austin, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthew","family":"Giordano","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Esther","family":"Yoon","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christopher J.","family":"Rossbach","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, USA \/ Katana Graph, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"e_1_3_2_1_2_1","unstructured":"Jeongseob Ahn Seongwook Jin and Jaehyuk Huh. 2012. Revisiting Hardware-Assisted Page Walks for Virtualized Systems. In ISCA. \t\t\t\t  Jeongseob Ahn Seongwook Jin and Jaehyuk Huh. 2012. Revisiting Hardware-Assisted Page Walks for Virtualized Systems. In ISCA."},{"key":"e_1_3_2_1_3_1","volume-title":"Fast Two-Level Address Translation for Virtualized Systems","author":"Ahn Jeongseob","unstructured":"Jeongseob Ahn , Seongwook Jin , and Jaehyuk Huh . 2015. Fast Two-Level Address Translation for Virtualized Systems . In IEEE TC. Jeongseob Ahn, Seongwook Jin, and Jaehyuk Huh. 2015. Fast Two-Level Address Translation for Virtualized Systems. In IEEE TC."},{"key":"e_1_3_2_1_4_1","unstructured":"Alibaba Corp.. 2021. Alibaba Cloud Instances Overview. https:\/\/www.alibabacloud.com\/help\/doc-detail\/108504.htm \t\t\t\t  Alibaba Corp.. 2021. Alibaba Cloud Instances Overview. https:\/\/www.alibabacloud.com\/help\/doc-detail\/108504.htm"},{"key":"e_1_3_2_1_5_1","volume-title":"d.]. Integrating 100-GbE Switching Solutions on 28nm FPGAs. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/wp\/wp-01127-stxv-100gbe-switching.pdf (Accessed","year":"2018","unstructured":"Altera. [n. d.]. Integrating 100-GbE Switching Solutions on 28nm FPGAs. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/wp\/wp-01127-stxv-100gbe-switching.pdf (Accessed May 2018 ) Altera. [n. d.]. Integrating 100-GbE Switching Solutions on 28nm FPGAs. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/wp\/wp-01127-stxv-100gbe-switching.pdf (Accessed May 2018)"},{"key":"e_1_3_2_1_6_1","volume-title":"Cyclone V SoC Development Board Reference Manual. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/manual\/rm_cv_soc_dev_board.pdf (Accessed","year":"2018","unstructured":"Altera. 2018. Cyclone V SoC Development Board Reference Manual. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/manual\/rm_cv_soc_dev_board.pdf (Accessed May 2018 ) Altera. 2018. Cyclone V SoC Development Board Reference Manual. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/manual\/rm_cv_soc_dev_board.pdf (Accessed May 2018)"},{"key":"e_1_3_2_1_7_1","volume-title":"Enabling a Uniform Programming Model across the Software\/Hardware Boundary. FCCM 06","author":"Anderson Erik","unstructured":"Erik Anderson , Jason Agron , Wesley Peck , Jim Stevens , Fabrice Baijot , Ron Sass , and David Andrews . 2006. Enabling a Uniform Programming Model across the Software\/Hardware Boundary. FCCM 06 . Erik Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, Ron Sass, and David Andrews. 2006. Enabling a Uniform Programming Model across the Software\/Hardware Boundary. FCCM 06."},{"key":"e_1_3_2_1_8_1","unstructured":"MAWI Working Group Traffic Archive. [n. d.]. MAWI\/mawi_201512020030. https:\/\/sparse.tamu.edu\/MAWI\/mawi_201512020030 (Accessed on 06\/27\/2022) \t\t\t\t  MAWI Working Group Traffic Archive. [n. d.]. MAWI\/mawi_201512020030. https:\/\/sparse.tamu.edu\/MAWI\/mawi_201512020030 (Accessed on 06\/27\/2022)"},{"key":"e_1_3_2_1_9_1","unstructured":"ARM. [n. d.]. Cortex-A15 MPCore Processor Technical Reference Manual. https:\/\/developer.arm.com\/documentation\/ddi0438\/i\/memory-management-unit\/tlb-organization\/l2-tlb?lang=en \t\t\t\t  ARM. [n. d.]. Cortex-A15 MPCore Processor Technical Reference Manual. https:\/\/developer.arm.com\/documentation\/ddi0438\/i\/memory-management-unit\/tlb-organization\/l2-tlb?lang=en"},{"key":"e_1_3_2_1_10_1","unstructured":"ARM. 2013. AMBA AXI and ACE Protocol Specification AXI3 AXI4 and AXI4-Lite ACE and ACE-Lite. https:\/\/developer.arm.com\/documentation\/ihi0022\/e\/ (Accessed on 4\/30\/2021) \t\t\t\t  ARM. 2013. AMBA AXI and ACE Protocol Specification AXI3 AXI4 and AXI4-Lite ACE and ACE-Lite. https:\/\/developer.arm.com\/documentation\/ihi0022\/e\/ (Accessed on 4\/30\/2021)"},{"key":"e_1_3_2_1_11_1","volume-title":"Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes. In MICRO.","author":"Ausavarungnirun Rachata","year":"2017","unstructured":"Rachata Ausavarungnirun , Joshua Landgraf , Vance Miller , Saugata Ghose , Jayneel Gandhi , Christopher J. Rossbach , and Onur Mutlu . 2017 . Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes. In MICRO. Rachata Ausavarungnirun, Joshua Landgraf, Vance Miller, Saugata Ghose, Jayneel Gandhi, Christopher J. Rossbach, and Onur Mutlu. 2017. Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes. In MICRO."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173169"},{"key":"e_1_3_2_1_13_1","unstructured":"Baidu Corp.. 2021. Baudi Cloud Instances Overview. https:\/\/cloud.baidu.com\/product\/fpga.html \t\t\t\t  Baidu Corp.. 2021. Baudi Cloud Instances Overview. https:\/\/cloud.baidu.com\/product\/fpga.html"},{"key":"e_1_3_2_1_14_1","volume-title":"Translation Caching: Skip, Don\u2019T Walk (the Page Table). In ISCA.","author":"Barr Thomas W.","year":"2010","unstructured":"Thomas W. Barr , Alan L. Cox , and Scott Rixner . 2010 . Translation Caching: Skip, Don\u2019T Walk (the Page Table). In ISCA. Thomas W. Barr, Alan L. Cox, and Scott Rixner. 2010. Translation Caching: Skip, Don\u2019T Walk (the Page Table). In ISCA."},{"key":"e_1_3_2_1_15_1","volume-title":"Swift","author":"Basu Arkaprava","year":"2013","unstructured":"Arkaprava Basu , Jayneel Gandhi , Jichuan Chang , Mark D. Hill , and Michael M . Swift . 2013 . Efficient Virtual Memory for Big Memory Servers. In ISCA. Arkaprava Basu, Jayneel Gandhi, Jichuan Chang, Mark D. Hill, and Michael M. Swift. 2013. Efficient Virtual Memory for Big Memory Servers. In ISCA."},{"key":"e_1_3_2_1_16_1","volume-title":"Patterson","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer , Krste Asanovic , and David A . Patterson . 2015 . The GAP Benchmark Suite. CoRR , abs\/1508.03619 (2015), arXiv:1508.03619. arxiv:1508.03619 Scott Beamer, Krste Asanovic, and David A. Patterson. 2015. The GAP Benchmark Suite. CoRR, abs\/1508.03619 (2015), arXiv:1508.03619. arxiv:1508.03619"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Abhishek Bhattacharjee Daniel Lustig and Margaret Martonosi. 2011. Shared Last-level TLBs for Chip Multiprocessors. In HPCA. \t\t\t\t  Abhishek Bhattacharjee Daniel Lustig and Margaret Martonosi. 2011. Shared Last-level TLBs for Chip Multiprocessors. In HPCA.","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Abhishek Bhattacharjee and Margaret Martonosi. 2009. Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors. In PACT. \t\t\t\t  Abhishek Bhattacharjee and Margaret Martonosi. 2009. Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors. In PACT.","DOI":"10.1109\/PACT.2009.26"},{"key":"e_1_3_2_1_19_1","volume-title":"Field-Programmable Custom Computing Machines (FCCM), 2012 IEEE 20th Annual International Symposium on. 93\u201396","author":"Brant Alexander","year":"2012","unstructured":"Alexander Brant and Guy GF Lemieux . 2012 . ZUMA: An open FPGA overlay architecture . In Field-Programmable Custom Computing Machines (FCCM), 2012 IEEE 20th Annual International Symposium on. 93\u201396 . Alexander Brant and Guy GF Lemieux. 2012. ZUMA: An open FPGA overlay architecture. In Field-Programmable Custom Computing Machines (FCCM), 2012 IEEE 20th Annual International Symposium on. 93\u201396."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/647923.741195"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC \u201919)","author":"Brokhman Tanya","year":"2019","unstructured":"Tanya Brokhman , Pavel Lifshits , and Mark Silberstein . 2019 . GAIA: An OS Page Cache for Heterogeneous Systems . In Proceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC \u201919) . USENIX Association, USA. 661\u2013674. isbn:978 1939133038 Tanya Brokhman, Pavel Lifshits, and Mark Silberstein. 2019. GAIA: An OS Page Cache for Heterogeneous Systems. In Proceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC \u201919). USENIX Association, USA. 661\u2013674. isbn:9781939133038"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689086"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture. https:\/\/www.microsoft.com\/en-us\/research\/publication\/configurable-cloud-acceleration\/","author":"Caulfield Adrian","year":"2016","unstructured":"Adrian Caulfield , Eric Chung , Andrew Putnam , Hari Angepat , Jeremy Fowers , Michael Haselman , Stephen Heil , Matt Humphrey , Puneet Kaur , Joo-Young Kim , Daniel Lo , Todd Massengill , Kalin Ovtcharov , Michael Papamichael , Lisa Woods , Sitaram Lanka , Derek Chiou , and Doug Burger . 2016 . A Cloud-Scale Acceleration Architecture . In Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture. https:\/\/www.microsoft.com\/en-us\/research\/publication\/configurable-cloud-acceleration\/ Adrian Caulfield, Eric Chung, Andrew Putnam, Hari Angepat, Jeremy Fowers, Michael Haselman, Stephen Heil, Matt Humphrey, Puneet Kaur, Joo-Young Kim, Daniel Lo, Todd Massengill, Kalin Ovtcharov, Michael Papamichael, Lisa Woods, Sitaram Lanka, Derek Chiou, and Doug Burger. 2016. A Cloud-Scale Acceleration Architecture. In Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture. https:\/\/www.microsoft.com\/en-us\/research\/publication\/configurable-cloud-acceleration\/"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689127"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492853"},{"key":"e_1_3_2_1_29_1","volume-title":"Serving DNNs in Real Time at Datacenter Scale with Project Brainwave","author":"Chung Eric","unstructured":"Eric Chung , Jeremy Fowers , Kalin Ovtcharov , Michael Papamichael , Adrian Caulfield , Todd Massengill , Ming Liu , Mahdi Ghandi , Daniel Lo , Steve Reinhardt , Shlomi Alkalay , Hari Angepat , Derek Chiou , Alessandro Forin , Doug Burger , Lisa Woods , Gabriel Weisz , Michael Haselman , and Dan Zhang . 2018. Serving DNNs in Real Time at Datacenter Scale with Project Brainwave . IEEE. https:\/\/www.microsoft.com\/en-us\/research\/publication\/serving-dnns-real-time-datacenter-scale-project-brainwave\/ Eric Chung, Jeremy Fowers, Kalin Ovtcharov, Michael Papamichael, Adrian Caulfield, Todd Massengill, Ming Liu, Mahdi Ghandi, Daniel Lo, Steve Reinhardt, Shlomi Alkalay, Hari Angepat, Derek Chiou, Alessandro Forin, Doug Burger, Lisa Woods, Gabriel Weisz, Michael Haselman, and Dan Zhang. 2018. Serving DNNs in Real Time at Datacenter Scale with Project Brainwave. IEEE. https:\/\/www.microsoft.com\/en-us\/research\/publication\/serving-dnns-real-time-datacenter-scale-project-brainwave\/"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950435"},{"key":"e_1_3_2_1_31_1","unstructured":"Jason Cong Zhenman Fang Yuchen Hao and Glenn Reinmana. 2017. Supporting Address Translation for Accelerator-Centric Architectures. In HPCA. \t\t\t\t  Jason Cong Zhenman Fang Yuchen Hao and Glenn Reinmana. 2017. Supporting Address Translation for Accelerator-Centric Architectures. In HPCA."},{"key":"e_1_3_2_1_32_1","volume-title":"The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc","author":"Crockett Louise H","unstructured":"Louise H Crockett , Ross A Elliot , Martin A Enderwitz , and Robert W Stewart . 2014. The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc . Strathclyde Academic Media . Louise H Crockett, Ross A Elliot, Martin A Enderwitz, and Robert W Stewart. 2014. The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc. Strathclyde Academic Media."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847339"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.02.009"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.23919\/ECC.2013.6669541"},{"key":"e_1_3_2_1_37_1","unstructured":"Amazon EC2. 2017. Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/ \t\t\t\t  Amazon EC2. 2017. Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"e_1_3_2_1_39_1","unstructured":"ETH Zurich FPGA Systems Group. [n. d.]. fpgasystems\/Coyote. https:\/\/github.com\/fpgasystems\/Coyote \t\t\t\t  ETH Zurich FPGA Systems Group. [n. d.]. fpgasystems\/Coyote. https:\/\/github.com\/fpgasystems\/Coyote"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.48"},{"key":"e_1_3_2_1_41_1","volume-title":"Swift","author":"Gandhi Jayneel","year":"2016","unstructured":"Jayneel Gandhi , Mark D. Hill , and Michael M . Swift . 2016 . Exceeding the Best of Nested and Shadow Paging. In ISCA. Jayneel Gandhi, Mark D. Hill, and Michael M. Swift. 2016. Exceeding the Best of Nested and Shadow Paging. In ISCA."},{"key":"e_1_3_2_1_42_1","volume-title":"Swift","author":"Gandhi Jayneel","year":"2014","unstructured":"Jayneel Gandhi , Arkaprava Basu , Mark D. Hill , and Michael M . Swift . 2014 . Efficient Memory Virtualization. In MICRO. Jayneel Gandhi, Arkaprava Basu, Mark D. Hill, and Michael M. Swift. 2014. Efficient Memory Virtualization. In MICRO."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.03.002"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.75"},{"key":"e_1_3_2_1_45_1","volume-title":"Patterson","author":"Hennessy John L.","year":"2018","unstructured":"John L. Hennessy and David A . Patterson . 2018 . A New Golden Age for Computer Architecture: Domain- Specific Hardware\/Software Co-Design, Enhanced Security, Open Instruction Sets, and Agile Chip Development . http:\/\/iscaconf.org\/isca2018\/turing_lecture.html John L. Hennessy and David A. Patterson. 2018. A New Golden Age for Computer Architecture: Domain-Specific Hardware\/Software Co-Design, Enhanced Security, Open Instruction Sets, and Agile Chip Development. http:\/\/iscaconf.org\/isca2018\/turing_lecture.html"},{"key":"e_1_3_2_1_46_1","unstructured":"Homer Hsing. [n. d.]. Tiny AES. https:\/\/opencores.org\/projects\/tiny_aes (Accessed on 09\/20\/2021) \t\t\t\t  Homer Hsing. [n. d.]. Tiny AES. https:\/\/opencores.org\/projects\/tiny_aes (Accessed on 09\/20\/2021)"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2009.2028039"},{"key":"e_1_3_2_1_48_1","unstructured":"Huawei Corp.. 2021. FPGA Accelerated Cloud Server. https:\/\/www.huaweicloud.com\/en-us\/product\/fcs.html \t\t\t\t  Huawei Corp.. 2021. FPGA Accelerated Cloud Server. https:\/\/www.huaweicloud.com\/en-us\/product\/fcs.html"},{"key":"e_1_3_2_1_49_1","unstructured":"Apple Inc.. 2013. About the Virtual Memory System. https:\/\/developer.apple.com\/library\/archive\/documentation\/Performance\/Conceptual\/ManagingMemory\/Articles\/AboutMemory.html \t\t\t\t  Apple Inc.. 2013. About the Virtual Memory System. https:\/\/developer.apple.com\/library\/archive\/documentation\/Performance\/Conceptual\/ManagingMemory\/Articles\/AboutMemory.html"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.48"},{"key":"e_1_3_2_1_51_1","volume-title":"Proceedings of the 13th Usenix Conference on Networked Systems Design and Implementation (NSDI\u201916)","author":"Istv\u00e1n Zsolt","year":"2016","unstructured":"Zsolt Istv\u00e1n , David Sidler , Gustavo Alonso , and Marko Vukolic . 2016 . Consensus in a Box: Inexpensive Coordination in Hardware . In Proceedings of the 13th Usenix Conference on Networked Systems Design and Implementation (NSDI\u201916) . USENIX Association, Berkeley, CA, USA. 425\u2013438. isbn:978-1-93 1971-29-4 http:\/\/dl.acm.org\/citation.cfm?id=2930611.2930639 Zsolt Istv\u00e1n, David Sidler, Gustavo Alonso, and Marko Vukolic. 2016. Consensus in a Box: Inexpensive Coordination in Hardware. In Proceedings of the 13th Usenix Conference on Networked Systems Design and Implementation (NSDI\u201916). USENIX Association, Berkeley, CA, USA. 425\u2013438. isbn:978-1-931971-29-4 http:\/\/dl.acm.org\/citation.cfm?id=2930611.2930639"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1968502.1968511"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515726"},{"key":"e_1_3_2_1_54_1","volume-title":"Kandiraju and Anand Sivasubramaniam","author":"Gokul","year":"2002","unstructured":"Gokul B. Kandiraju and Anand Sivasubramaniam . 2002 . Going the Distance for TLB Prefetching: An Application-driven Study. In ISCA. Gokul B. Kandiraju and Anand Sivasubramaniam. 2002. Going the Distance for TLB Prefetching: An Application-driven Study. In ISCA."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2168836.2168866"},{"key":"e_1_3_2_1_56_1","volume-title":"Hoplite: Building austere overlay NoCs for FPGAs","author":"Kapre Nachiket","year":"2015","unstructured":"Nachiket Kapre and Jan Gray . 2015 . Hoplite: Building austere overlay NoCs for FPGAs . In FPL. IEEE , 1\u20138. Nachiket Kapre and Jan Gray. 2015. Hoplite: Building austere overlay NoCs for FPGAs. In FPL. IEEE, 1\u20138."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577353"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731192"},{"key":"e_1_3_2_1_60_1","volume-title":"13th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 18). 107\u2013127.","author":"Khawaja Ahmed","unstructured":"Ahmed Khawaja , Joshua Landgraf , Rohith Prakash , Michael Wei , Eric Schkufza , and Christopher J Rossbach . 2018. Sharing , protection, and compatibility for reconfigurable fabric with amorphos . In 13th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 18). 107\u2013127. Ahmed Khawaja, Joshua Landgraf, Rohith Prakash, Michael Wei, Eric Schkufza, and Christopher J Rossbach. 2018. Sharing, protection, and compatibility for reconfigurable fabric with amorphos. In 13th $USENIX$ Symposium on Operating Systems Design and Implementation ($OSDI$ 18). 107\u2013127."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2746404"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145728"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2016.0013"},{"key":"e_1_3_2_1_64_1","volume-title":"Spallek","author":"Knodel Oliver","year":"2015","unstructured":"Oliver Knodel and Rainer G . Spallek . 2015 . RC3E: Provision and Management of Reconfigurable Hardware Accelerators in a Cloud Environment. CoRR , abs\/1508.06843 (2015), arxiv:1508.06843. Oliver Knodel and Rainer G. Spallek. 2015. RC3E: Provision and Management of Reconfigurable Hardware Accelerators in a Cloud Environment. CoRR, abs\/1508.06843 (2015), arxiv:1508.06843."},{"key":"e_1_3_2_1_65_1","volume-title":"Lemieux","author":"Koch Dirk","year":"2013","unstructured":"Dirk Koch , Christian Beckhoff , and Guy G. F . Lemieux . 2013 . An efficient FPGA overlay for portable custom instruction set extensions. In FPL. IEEE , 1\u20138. Dirk Koch, Christian Beckhoff, and Guy G. F. Lemieux. 2013. An efficient FPGA overlay for portable custom instruction set extensions. In FPL. IEEE, 1\u20138."},{"key":"e_1_3_2_1_66_1","volume-title":"14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)","author":"Korolija Dario","year":"2020","unstructured":"Dario Korolija , Timothy Roscoe , and Gustavo Alonso . 2020 . Do OS abstractions make sense on FPGAs? In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20) . USENIX Association, 991\u20131010. isbn:978-1-939133-19-9 https:\/\/www.usenix.org\/conference\/osdi20\/presentation\/roscoe Dario Korolija, Timothy Roscoe, and Gustavo Alonso. 2020. Do OS abstractions make sense on FPGAs? In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). USENIX Association, 991\u20131010. isbn:978-1-939133-19-9 https:\/\/www.usenix.org\/conference\/osdi20\/presentation\/roscoe"},{"key":"e_1_3_2_1_67_1","volume-title":"K. Kara, D. Sidler, and G. Alonso.","author":"Kulkarni A.","year":"2020","unstructured":"A. Kulkarni , M. Chiosa , T. B. Preu\u00df er , K. Kara, D. Sidler, and G. Alonso. 2020 . HyperLogLog Sketch Acceleration on FPGA. In FPL. A. Kulkarni, M. Chiosa, T. B. Preu\u00df er, K. Kara, D. Sidler, and G. Alonso. 2020. HyperLogLog Sketch Acceleration on FPGA. In FPL."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446755"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.64"},{"key":"e_1_3_2_1_70_1","first-page":"1289","article-title":"Hardware Context-Switch Methodology for Dynamically Partially Reconfigurable Systems","volume":"26","author":"Lee Trong-Yen","year":"2010","unstructured":"Trong-Yen Lee , Che-Cheng Hu , Li-Wen Lai , and Chia-Chun Tsai . 2010 . Hardware Context-Switch Methodology for Dynamically Partially Reconfigurable Systems . J. Inf. Sci. Eng. , 26 (2010), 1289 \u2013 1305 . Trong-Yen Lee, Che-Cheng Hu, Li-Wen Lai, and Chia-Chun Tsai. 2010. Hardware Context-Switch Methodology for Dynamically Partially Reconfigurable Systems. J. Inf. Sci. Eng., 26 (2010), 1289\u20131305.","journal-title":"J. Inf. Sci. Eng."},{"key":"e_1_3_2_1_71_1","unstructured":"John Leitch. [n. d.]. MD5 Pipelined. https:\/\/opencores.org\/projects\/md5_pipelined (Accessed on 09\/20\/2021) \t\t\t\t  John Leitch. [n. d.]. MD5 Pipelined. https:\/\/opencores.org\/projects\/md5_pipelined (Accessed on 09\/20\/2021)"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903426"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304044"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750416"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596540"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"crossref","unstructured":"Daniel Lustig Abhishek Bhattacharjee and Margaret Martonosi. 2013. TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs. ACM TACO. \t\t\t\t  Daniel Lustig Abhishek Bhattacharjee and Margaret Martonosi. 2013. TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs. ACM TACO.","DOI":"10.1145\/2445572.2445574"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046247"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378482"},{"key":"e_1_3_2_1_79_1","volume-title":"Microsoft Azure Goes Back To Rack Servers With Project Olympus. https:\/\/www.nextplatform.com\/2016\/11\/01\/microsoft-azure-goes-back-rack-servers-project-olympus\/ (Accessed","year":"2018","unstructured":"Microsoft. 2017. Microsoft Azure Goes Back To Rack Servers With Project Olympus. https:\/\/www.nextplatform.com\/2016\/11\/01\/microsoft-azure-goes-back-rack-servers-project-olympus\/ (Accessed July 2018 ) Microsoft. 2017. Microsoft Azure Goes Back To Rack Servers With Project Olympus. https:\/\/www.nextplatform.com\/2016\/11\/01\/microsoft-azure-goes-back-rack-servers-project-olympus\/ (Accessed July 2018)"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168878"},{"key":"e_1_3_2_1_81_1","unstructured":"NEC. [n. d.]. neoface | NEC Today. http:\/\/nectoday.com\/tag\/neoface\/ (Accessed April 2019) \t\t\t\t  NEC. [n. d.]. neoface | NEC Today. http:\/\/nectoday.com\/tag\/neoface\/ (Accessed April 2019)"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847337"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"crossref","unstructured":"M.-M. Papadopoulou Xin Tong A. Seznec and A. Moshovos. 2015. Prediction-based Superpage-friendly TLB Designs. In HPCA. \t\t\t\t  M.-M. Papadopoulou Xin Tong A. Seznec and A. Moshovos. 2015. Prediction-based Superpage-friendly TLB Designs. In HPCA.","DOI":"10.1109\/HPCA.2015.7056034"},{"key":"e_1_3_2_1_84_1","volume-title":"Andrews","author":"Peck Wesley","year":"2006","unstructured":"Wesley Peck , Erik K. Anderson , Jason Agron , Jim Stevens , Fabrice Baijot , and David L . Andrews . 2006 . Hthreads : A Computational Model for Reconfigurable Devices.. In FPL. IEEE , 1\u20134. Wesley Peck, Erik K. Anderson, Jason Agron, Jim Stevens, Fabrice Baijot, and David L. Andrews. 2006. Hthreads: A Computational Model for Reconfigurable Devices.. In FPL. IEEE, 1\u20134."},{"key":"e_1_3_2_1_85_1","volume-title":"Loh","author":"Pham Binh","year":"2014","unstructured":"Binh Pham , Abhishek Bhattacharjee , Yasuko Eckert , and Gabriel H . Loh . 2014 . Increasing TLB Reach by Exploiting Clustering in Page Translations. In HPCA. Binh Pham, Abhishek Bhattacharjee, Yasuko Eckert, and Gabriel H. Loh. 2014. Increasing TLB Reach by Exploiting Clustering in Page Translations. In HPCA."},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"crossref","unstructured":"Binh Pham Viswanathan Vaidyanathan Aamer Jaleel and Abhishek Bhattacharjee. 2012. CoLT: Coalesced Large-Reach TLBs. In MICRO. \t\t\t\t  Binh Pham Viswanathan Vaidyanathan Aamer Jaleel and Abhishek Bhattacharjee. 2012. CoLT: Coalesced Large-Reach TLBs. In MICRO.","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567578"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"crossref","unstructured":"Bharath Pichai Lisa Hsu and Abhishek Bhattacharjee. 2014. Architectural Support for Address Translation on GPUs: Designing Memory Management Units for CPU\/GPUs with Unified Address Spaces. In ASPLOS. \t\t\t\t  Bharath Pichai Lisa Hsu and Abhishek Bhattacharjee. 2014. Architectural Support for Address Translation on GPUs: Designing Memory Management Units for CPU\/GPUs with Unified Address Spaces. In ASPLOS.","DOI":"10.1145\/2541940.2541942"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.5555\/1097107.1097134"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"e_1_3_2_1_91_1","unstructured":"progranism teknohog OrphanedGland udif TheSeven makomk and  newMeat1. [n. d.]. Open Source FPGA Bitcoin Miner. https:\/\/github.com\/progranism\/Open-Source-FPGA-Bitcoin-Miner (Accessed on 10\/24\/2017) \t\t\t\t  progranism teknohog OrphanedGland udif TheSeven makomk and  newMeat1. [n. d.]. Open Source FPGA Bitcoin Miner. https:\/\/github.com\/progranism\/Open-Source-FPGA-Bitcoin-Miner (Accessed on 10\/24\/2017)"},{"key":"e_1_3_2_1_92_1","volume-title":"41st Annual International Symposium on Computer Architecture (ISCA). http:\/\/research.microsoft.com\/apps\/pubs\/default.aspx?id=212001","author":"Putnam Andrew","year":"2014","unstructured":"Andrew Putnam , Adrian Caulfield , Eric Chung , Derek Chiou , Kypros Constantinides , John Demme , Hadi Esmaeilzadeh , Jeremy Fowers , Gopi Prashanth Gopal , Jan Gray , Michael Haselman , Scott Hauck , Stephen Heil , Amir Hormati , Joo-Young Kim , Sitaram Lanka , Jim Larus , Eric Peterson , Simon Pope , Aaron Smith , Jason Thong , Phillip Yi Xiao , and Doug Burger . 2014 . A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services . In 41st Annual International Symposium on Computer Architecture (ISCA). http:\/\/research.microsoft.com\/apps\/pubs\/default.aspx?id=212001 Andrew Putnam, Adrian Caulfield, Eric Chung, Derek Chiou, Kypros Constantinides, John Demme, Hadi Esmaeilzadeh, Jeremy Fowers, Gopi Prashanth Gopal, Jan Gray, Michael Haselman, Scott Hauck, Stephen Heil, Amir Hormati, Joo-Young Kim, Sitaram Lanka, Jim Larus, Eric Peterson, Simon Pope, Aaron Smith, Jason Thong, Phillip Yi Xiao, and Doug Burger. 2014. A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services. In 41st Annual International Symposium on Computer Architecture (ISCA). http:\/\/research.microsoft.com\/apps\/pubs\/default.aspx?id=212001"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996868"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.30"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"crossref","unstructured":"Ashley Saulsbury Fredrik Dahlgren and Per Stenstr\u00f6m. 2000. Recency-based TLB Preloading. In ISCA. \t\t\t\t  Ashley Saulsbury Fredrik Dahlgren and Per Stenstr\u00f6m. 2000. Recency-based TLB Preloading. In ISCA.","DOI":"10.1145\/339647.339666"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304010"},{"key":"e_1_3_2_1_97_1","volume-title":"the Workshop on Cognitive Architectures.","author":"Sharma Hardik","year":"2016","unstructured":"Hardik Sharma , Jongse Park , Emmanuel Amaro , Bradley Thwaites , Praneetha Kotha , Anmol Gupta , Joon Kyung Kim , Asit Mishra , and Hadi Esmaeilzadeh . 2016 . Dnnweaver: From high-level deep network models to fpga acceleration . In the Workshop on Cognitive Architectures. Hardik Sharma, Jongse Park, Emmanuel Amaro, Bradley Thwaites, Praneetha Kotha, Anmol Gupta, Joon Kyung Kim, Asit Mishra, and Hadi Esmaeilzadeh. 2016. Dnnweaver: From high-level deep network models to fpga acceleration. In the Workshop on Cognitive Architectures."},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451169"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331338"},{"key":"e_1_3_2_1_100_1","volume-title":"Brodersen","author":"Kwok-Hay So Hayden","year":"2007","unstructured":"Hayden Kwok-Hay So and Robert W . Brodersen . 2007 . BORPH : An Operating System for FPGA-Based Reconfigurable Computers. Ph. D. Dissertation. EECS Department, University of California , Berkeley. http:\/\/www.eecs.berkeley.edu\/Pubs\/TechRpts\/2007\/EECS-2007-92.html Hayden Kwok-Hay So and Robert W. Brodersen. 2007. BORPH: An Operating System for FPGA-Based Reconfigurable Computers. Ph. D. Dissertation. EECS Department, University of California, Berkeley. http:\/\/www.eecs.berkeley.edu\/Pubs\/TechRpts\/2007\/EECS-2007-92.html"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"crossref","unstructured":"Shekhar Srikantaiah and Mahmut Kandemir. 2010. Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors. In MICRO. \t\t\t\t  Shekhar Srikantaiah and Mahmut Kandemir. 2010. Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors. In MICRO.","DOI":"10.1109\/MICRO.2010.26"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2167713"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847276"},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"crossref","unstructured":"M. Talluri and M. D. Hill. 1994. Surpassing the TLB Performance of Superpages with Less Operating System Support. In ASPLOS. \t\t\t\t  M. Talluri and M. D. Hill. 1994. Surpassing the TLB Performance of Superpages with Less Operating System Support. In ASPLOS.","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_106_1","unstructured":"Mellanox Technologies. 2018. Innova-2 Flex Programmable Network Adapter. http:\/\/www.mellanox.com\/related-docs\/prod_adapter_cards\/PB_Innova-2_Flex.pdf (Accessed May 2018) \t\t\t\t  Mellanox Technologies. 2018. Innova-2 Flex Programmable Network Adapter. http:\/\/www.mellanox.com\/related-docs\/prod_adapter_cards\/PB_Innova-2_Flex.pdf (Accessed May 2018)"},{"key":"e_1_3_2_1_107_1","unstructured":"Tencent Corp.. 2021. FPGA Cloud Server. https:\/\/cloud.tencent.com\/product\/fpga \t\t\t\t  Tencent Corp.. 2021. FPGA Cloud Server. https:\/\/cloud.tencent.com\/product\/fpga"},{"key":"e_1_3_2_1_108_1","volume-title":"Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors (ICCD \u201995)","author":"Tsutsui A.","unstructured":"A. Tsutsui , T. Miyazaki , K. Yamada , and N. Ohta . 1995. Special Purpose FPGA for High-speed Digital Telecommunication Systems . In Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors (ICCD \u201995) . IEEE Computer Society, Washington, DC, USA. 486\u2013491. isbn:0-8186-7165-3 http:\/\/dl.acm.org\/citation.cfm?id=645463.653355 A. Tsutsui, T. Miyazaki, K. Yamada, and N. Ohta. 1995. Special Purpose FPGA for High-speed Digital Telecommunication Systems. In Proceedings of the 1995 International Conference on Computer Design: VLSI in Computers and Processors (ICCD \u201995). IEEE Computer Society, Washington, DC, USA. 486\u2013491. isbn:0-8186-7165-3 http:\/\/dl.acm.org\/citation.cfm?id=645463.653355"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1145\/3405794"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00075"},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861366"},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.15"},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"crossref","unstructured":"Jagath Weerasinghe Fran\u00e7ois Abel Christoph Hagleitner and Andreas Herkersdorf. 2015. Enabling FPGAs in Hyperscale Data Centers. In 2015 IEEE 12th Intl Conf on Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom) Beijing China August 10-14 2015. 1078\u20131086. \t\t\t\t  Jagath Weerasinghe Fran\u00e7ois Abel Christoph Hagleitner and Andreas Herkersdorf. 2015. Enabling FPGAs in Hyperscale Data Centers. In 2015 IEEE 12th Intl Conf on Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom) Beijing China August 10-14 2015. 1078\u20131086.","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492778"},{"key":"e_1_3_2_1_115_1","volume-title":"ReConFig","author":"Wiersema Tobias","unstructured":"Tobias Wiersema , Ame Bockhorn , and Marco Platzner . 2014. Embedding FPGA overlays into configurable Systems-on-Chip: ReconOS meets ZUMA . In ReConFig . IEEE , 1\u20136. Tobias Wiersema, Ame Bockhorn, and Marco Platzner. 2014. Embedding FPGA overlays into configurable Systems-on-Chip: ReconOS meets ZUMA. In ReConFig. IEEE, 1\u20136."},{"key":"e_1_3_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2008.12.006"},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689073"},{"key":"e_1_3_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378491"},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00044"},{"key":"e_1_3_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446699"},{"key":"e_1_3_2_1_121_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"e_1_3_2_1_122_1","volume-title":"Keckler","author":"Zheng Tianhao","year":"2016","unstructured":"Tianhao Zheng , David Nellans , Arslan Zulfiqar , Mark Stephenson , and Stephen W . Keckler . 2016 . Towards High Performance Paged Memory for GPUs. In HPCA. Tianhao Zheng, David Nellans, Arslan Zulfiqar, Mark Stephenson, and Stephen W. Keckler. 2016. Towards High Performance Paged Memory for GPUs. In HPCA."},{"key":"e_1_3_2_1_123_1","volume-title":"Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software-Programmable FPGAs. Int\u2019l Symp. on Field-Programmable Gate Arrays (FPGA), Feb.","author":"Zhou Yuan","year":"2018","unstructured":"Yuan Zhou , Udit Gupta , Steve Dai , Ritchie Zhao , Nitish Srivastava , Hanchen Jin , Joseph Featherston , Yi-Hsiang Lai , Gai Liu , Gustavo Angarita Velasquez , Wenping Wang , and Zhiru Zhang . 2018 . Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software-Programmable FPGAs. Int\u2019l Symp. on Field-Programmable Gate Arrays (FPGA), Feb. Yuan Zhou, Udit Gupta, Steve Dai, Ritchie Zhao, Nitish Srivastava, Hanchen Jin, Joseph Featherston, Yi-Hsiang Lai, Gai Liu, Gustavo Angarita Velasquez, Wenping Wang, and Zhiru Zhang. 2018. Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software-Programmable FPGAs. Int\u2019l Symp. on Field-Programmable Gate Arrays (FPGA), Feb."}],"event":{"name":"ASPLOS '23: 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","location":"Vancouver BC Canada","acronym":"ASPLOS '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582016.3582048","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:45Z","timestamp":1750178805000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582016.3582048"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,25]]},"references-count":123,"alternative-id":["10.1145\/3582016.3582048","10.1145\/3582016"],"URL":"https:\/\/doi.org\/10.1145\/3582016.3582048","relation":{},"subject":[],"published":{"date-parts":[[2023,3,25]]},"assertion":[{"value":"2023-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}