{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:59Z","timestamp":1772725619127,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":82,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T00:00:00Z","timestamp":1679702400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,3,25]]},"DOI":"10.1145\/3582016.3582059","type":"proceedings-article","created":{"date-parts":[[2023,3,20]],"date-time":"2023-03-20T16:59:03Z","timestamp":1679331543000},"page":"105-117","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Cohort: Software-Oriented Acceleration for Heterogeneous SoCs"],"prefix":"10.1145","author":[{"given":"Tianrui","family":"Wei","sequence":"first","affiliation":[{"name":"University of California at Berkeley, Berkeley, USA"}]},{"given":"Nazerke","family":"Turtayeva","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, Santa Barbara, USA"}]},{"given":"Marcelo","family":"Orenes-Vera","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, USA"}]},{"given":"Omkar","family":"Lonkar","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, Santa Barbara, USA"}]},{"given":"Jonathan","family":"Balkind","sequence":"additional","affiliation":[{"name":"University of California at Santa Barbara, Santa Barbara, USA"}]}],"member":"320","published-online":{"date-parts":[[2023,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_2_1_2_1","unstructured":"Salah Amr. 2013. AES-128 Encryption Core. OpenCores AES-128 Pipelined Encryption Implementation in Verilog https:\/\/opencores.org\/projects\/aes-128_pipelined_encryption \t\t\t\t  Salah Amr. 2013. AES-128 Encryption Core. OpenCores AES-128 Pipelined Encryption Implementation in Verilog https:\/\/opencores.org\/projects\/aes-128_pipelined_encryption"},{"key":"e_1_3_2_1_3_1","unstructured":"Arm Ltd. [n. d.]. AMBA 4 AXI4-Stream Protocol Specification. https:\/\/developer.arm.com\/documentation\/ihi0051\/a\/Introduction\/About-the-AXI4-Stream-protocol \t\t\t\t  Arm Ltd. [n. d.]. AMBA 4 AXI4-Stream Protocol Specification. https:\/\/developer.arm.com\/documentation\/ihi0051\/a\/Introduction\/About-the-AXI4-Stream-protocol"},{"key":"e_1_3_2_1_4_1","volume-title":"The Rocket chip generator. EECS Department","author":"Asanovic Krste","year":"2016","unstructured":"Krste Asanovic , Rimas Avizienis , Jonathan Bachrach , Scott Beamer , David Biancolin , Christopher Celio , Henry Cook , Daniel Dabbelt , John Hauser , and Adam Izraelevitz . 2016. The Rocket chip generator. EECS Department , University of California , Berkeley, Tech . Rep. UCB\/EECS- 2016 -17. Krste Asanovic, Rimas Avizienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Christopher Celio, Henry Cook, Daniel Dabbelt, John Hauser, and Adam Izraelevitz. 2016. The Rocket chip generator. EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016-17."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC \u201919)","author":"Asmussen Nils","year":"2019","unstructured":"Nils Asmussen , Michael Roitzsch , and Hermann H\u00e4rtig . 2019 . M3X: Autonomous Accelerators via Context-Enabled Fast-Path Communication . In Proceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC \u201919) . USENIX Association, USA. 617\u2013631. isbn:978 1939133038 Nils Asmussen, Michael Roitzsch, and Hermann H\u00e4rtig. 2019. M3X: Autonomous Accelerators via Context-Enabled Fast-Path Communication. In Proceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference (USENIX ATC \u201919). USENIX Association, USA. 617\u2013631. isbn:9781939133038"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872371"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2015.7158663"},{"key":"e_1_3_2_1_8_1","volume-title":"Third Workshop on Computer Architecture Research with RISC-V, CARRV. 19","author":"Balkind Jonathan","year":"2019","unstructured":"Jonathan Balkind , Katie Lim , Fei Gao , Jinzheng Tu , David Wentzlaff , Michael Schaffner , Florian Zaruba , and Luca Benini . 2019 . OpenPiton+Ariane: The First Open-Source, SMP Linux-booting RISC-V System Scaling From One to Many Cores . In Third Workshop on Computer Architecture Research with RISC-V, CARRV. 19 . Jonathan Balkind, Katie Lim, Fei Gao, Jinzheng Tu, David Wentzlaff, Michael Schaffner, Florian Zaruba, and Luca Benini. 2019. OpenPiton+Ariane: The First Open-Source, SMP Linux-booting RISC-V System Scaling From One to Many Cores. In Third Workshop on Computer Architecture Research with RISC-V, CARRV. 19."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378479"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Jonathan Balkind Michael McKeown Yaosheng Fu Tri Nguyen Yanqi Zhou Alexey Lavrov Mohammad Shahrad Adi Fuchs Samuel Payne Xiaohua Liang Matthew Matl and David Wentzlaff. 2016. OpenPiton: An Open Source Manycore Research Framework. In ASPLOS. ACM 217\u2013232. \t\t\t\t  Jonathan Balkind Michael McKeown Yaosheng Fu Tri Nguyen Yanqi Zhou Alexey Lavrov Mohammad Shahrad Adi Fuchs Samuel Payne Xiaohua Liang Matthew Matl and David Wentzlaff. 2016. OpenPiton: An Open Source Manycore Research Framework. In ASPLOS. ACM 217\u2013232.","DOI":"10.1145\/2954679.2872414"},{"key":"e_1_3_2_1_11_1","unstructured":"Tim Blechmann. [n. d.]. Boost.Lockfree. https:\/\/www.boost.org\/doc\/libs\/1_79_0\/doc\/html\/lockfree.html \t\t\t\t  Tim Blechmann. [n. d.]. Boost.Lockfree. https:\/\/www.boost.org\/doc\/libs\/1_79_0\/doc\/html\/lockfree.html"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 53rd Design Automation Conference (DAC). 17:1\u201317:6.","author":"Carloni Luca P.","year":"2016","unstructured":"Luca P. Carloni . 2016 . The Case for Embedded Scalable Platforms . In Proceedings of the 53rd Design Automation Conference (DAC). 17:1\u201317:6. Luca P. Carloni. 2016. The Case for Embedded Scalable Platforms. In Proceedings of the 53rd Design Automation Conference (DAC). 17:1\u201317:6."},{"key":"e_1_3_2_1_15_1","unstructured":"CCIX Consortium. [n. d.]. An Introduction to CCIX. https:\/\/www.ccixconsortium.com\/wp-content\/uploads\/2019\/11\/CCIX-White-Paper-Rev111219.pdf \t\t\t\t  CCIX Consortium. [n. d.]. An Introduction to CCIX. https:\/\/www.ccixconsortium.com\/wp-content\/uploads\/2019\/11\/CCIX-White-Paper-Rev111219.pdf"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 49th Annual Design Automation Conference. issn:0738-100X","author":"Cong Jason","year":"2012","unstructured":"Jason Cong , Mohammad Ali Ghodrat , Michael Gill , Beayna Grigorian , and Glenn Reinman . 2012 . Architecture support for accelerator-rich CMPs . In Proceedings of the 49th Annual Design Automation Conference. issn:0738-100X Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, and Glenn Reinman. 2012. Architecture support for accelerator-rich CMPs. In Proceedings of the 49th Annual Design Automation Conference. issn:0738-100X"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857019"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744794"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","first-page":"2132","DOI":"10.1109\/TC.2014.2360522","article-title":"Architecture support for tightly-coupled multi-core clusters with shared-memory HW accelerators","volume":"64","author":"Dehyadegari Masoud","year":"2014","unstructured":"Masoud Dehyadegari , Andrea Marongiu , Mohammad Reza Kakoee , Siamak Mohammadi , Naser Yazdani , and Luca Benini . 2014 . Architecture support for tightly-coupled multi-core clusters with shared-memory HW accelerators . IEEE Trans. Comput. , 64 , 8 (2014), 2132 \u2013 2144 . Masoud Dehyadegari, Andrea Marongiu, Mohammad Reza Kakoee, Siamak Mohammadi, Naser Yazdani, and Luca Benini. 2014. Architecture support for tightly-coupled multi-core clusters with shared-memory HW accelerators. IEEE Trans. Comput., 64, 8 (2014), 2132\u20132144.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_23_1","volume-title":"Javier Duarte, Philip Harris, Scott Hauck, Mia Liu, and Mark S Neubauer.","author":"McCarn Deiana Allison","year":"2021","unstructured":"Allison McCarn Deiana , Nhan Tran , Joshua Agar , Michaela Blott , Giuseppe Di Guglielmo , Javier Duarte, Philip Harris, Scott Hauck, Mia Liu, and Mark S Neubauer. 2021 . Applications and Techniques for Fast Machine Learning in Science . arXiv preprint arXiv:2110.13041. Allison McCarn Deiana, Nhan Tran, Joshua Agar, Michaela Blott, Giuseppe Di Guglielmo, Javier Duarte, Philip Harris, Scott Hauck, Mia Liu, and Mark S Neubauer. 2021. Applications and Techniques for Fast Machine Learning in Science. arXiv preprint arXiv:2110.13041."},{"key":"e_1_3_2_1_24_1","unstructured":"Jonny Doin. 2016. SHA256 Hash Core. OpenCores SHA256 implementation in VHDL https:\/\/opencores.org\/projects\/sha256_hash_core \t\t\t\t  Jonny Doin. 2016. SHA256 Hash Core. OpenCores SHA256 implementation in VHDL https:\/\/opencores.org\/projects\/sha256_hash_core"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/506084.506089"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/13\/07\/P07027"},{"key":"e_1_3_2_1_27_1","unstructured":"Morris Dworkin. 2017. Hash Functions. NIST Information Technology Laboratory Overview on Hash Functions https:\/\/csrc.nist.gov\/projects\/hash-functions \t\t\t\t  Morris Dworkin. 2017. Hash Functions. NIST Information Technology Laboratory Overview on Hash Functions https:\/\/csrc.nist.gov\/projects\/hash-functions"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.FIPS.197"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1109\/MCSE.2021.3057203","article-title":"Accelerating scientific applications with SambaNova reconfigurable dataflow architecture","volume":"23","author":"Emani Murali","year":"2021","unstructured":"Murali Emani , Venkatram Vishwanath , Corey Adams , Michael E Papka , Rick Stevens , Laura Florescu , Sumti Jairath , William Liu , Tejas Nama , and Arvind Sujeeth . 2021 . Accelerating scientific applications with SambaNova reconfigurable dataflow architecture . Computing in Science & Engineering , 23 , 2 (2021), 114 \u2013 119 . Murali Emani, Venkatram Vishwanath, Corey Adams, Michael E Papka, Rick Stevens, Laura Florescu, Sumti Jairath, William Liu, Tejas Nama, and Arvind Sujeeth. 2021. Accelerating scientific applications with SambaNova reconfigurable dataflow architecture. Computing in Science & Engineering, 23, 2 (2021), 114\u2013119.","journal-title":"Computing in Science & Engineering"},{"key":"e_1_3_2_1_30_1","unstructured":"Esperanto Technologies. [n. d.]. Esperanto\u2019s ET-Minion on-chip RISC-V cores.  https:\/\/www.esperanto.ai\/technology\/ \t\t\t\t  Esperanto Technologies. [n. d.]. Esperanto\u2019s ET-Minion on-chip RISC-V cores.  https:\/\/www.esperanto.ai\/technology\/"},{"key":"e_1_3_2_1_31_1","volume-title":"Gemmini: An agile systolic array generator enabling systematic evaluations of deep-learning architectures. arXiv preprint arXiv:1911.09925, 3","author":"Genc Hasan","year":"2019","unstructured":"Hasan Genc , Ameer Haj-Ali , Vighnesh Iyer , Alon Amid , Howard Mao , John Wright , Colin Schmidt , Jerry Zhao , Albert Ou , and Max Banister . 2019 . Gemmini: An agile systolic array generator enabling systematic evaluations of deep-learning architectures. arXiv preprint arXiv:1911.09925, 3 (2019). Hasan Genc, Ameer Haj-Ali, Vighnesh Iyer, Alon Amid, Howard Mao, John Wright, Colin Schmidt, Jerry Zhao, Albert Ou, and Max Banister. 2019. Gemmini: An agile systolic array generator enabling systematic evaluations of deep-learning architectures. arXiv preprint arXiv:1911.09925, 3 (2019)."},{"key":"e_1_3_2_1_32_1","volume-title":"Paolo Mantovani, and Luca P. Carloni.","author":"Giri Davide","year":"2020","unstructured":"Davide Giri , Kuan-Lin Chiu , Giuseppe Di Guglielmo , Paolo Mantovani, and Luca P. Carloni. 2020 . ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning. In DATE. Davide Giri, Kuan-Lin Chiu, Giuseppe Di Guglielmo, Paolo Mantovani, and Luca P. Carloni. 2020. ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning. In DATE."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/327070.327117"},{"key":"e_1_3_2_1_34_1","unstructured":"The Khronos Group. [n. d.]. SPIR-V Specification. https:\/\/registry.khronos.org\/SPIR-V\/specs\/unified1\/SPIRV.html \t\t\t\t  The Khronos Group. [n. d.]. SPIR-V Specification. https:\/\/registry.khronos.org\/SPIR-V\/specs\/unified1\/SPIRV.html"},{"key":"e_1_3_2_1_35_1","unstructured":"The Khronos Vulkan Working Group. 2022. Vulkan 1.3.232 - A Specification (with all registered Vulkan extensions). https:\/\/registry.khronos.org\/vulkan\/specs\/1.3-extensions\/html\/vkspec.html \t\t\t\t  The Khronos Vulkan Working Group. 2022. Vulkan 1.3.232 - A Specification (with all registered Vulkan extensions). https:\/\/registry.khronos.org\/vulkan\/specs\/1.3-extensions\/html\/vkspec.html"},{"key":"e_1_3_2_1_37_1","unstructured":"Tae Jun Ham Juan L. Arag\u00f3n and Margaret Martonosi. 2015. DeSC: Decoupled Supply-compute Communication Management for Heterogeneous Architectures. In MICRO. ACM. \t\t\t\t  Tae Jun Ham Juan L. Arag\u00f3n and Margaret Martonosi. 2015. DeSC: Decoupled Supply-compute Communication Management for Heterogeneous Architectures. In MICRO. ACM."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3310332"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3409963.3410487"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750390"},{"key":"e_1_3_2_1_42_1","volume-title":"2011 IEEE 32nd Real-Time Systems Symposium. 67\u201377","author":"Hofer Wanja","year":"2011","unstructured":"Wanja Hofer , Daniel Lohmann , and Wolfgang Schr\u00f6der-Preikschat . 2011 . Sleepy Sloth: Threads as interrupts as threads . In 2011 IEEE 32nd Real-Time Systems Symposium. 67\u201377 . Wanja Hofer, Daniel Lohmann, and Wolfgang Schr\u00f6der-Preikschat. 2011. Sleepy Sloth: Threads as interrupts as threads. In 2011 IEEE 32nd Real-Time Systems Symposium. 67\u201377."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080246"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133901"},{"key":"e_1_3_2_1_45_1","volume-title":"Graphcore. In 2021 IEEE Hot Chips 33 Symposium (HCS). 1\u201325","author":"Knowles Simon","year":"2021","unstructured":"Simon Knowles . 2021 . Graphcore. In 2021 IEEE Hot Chips 33 Symposium (HCS). 1\u201325 . Simon Knowles. 2021. Graphcore. In 2021 IEEE Hot Chips 33 Symposium (HCS). 1\u201325."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MM.2020.3042167","article-title":"Configurable Network Protocol Accelerator (COPA)","volume":"41","author":"Krishnan Venkata","year":"2020","unstructured":"Venkata Krishnan , Olivier Serres , and Michael Blocksome . 2020 . Configurable Network Protocol Accelerator (COPA) . IEEE Micro , 41 , 1 (2020), 8 \u2013 14 . Venkata Krishnan, Olivier Serres, and Michael Blocksome. 2020. Configurable Network Protocol Accelerator (COPA). IEEE Micro, 41, 1 (2020), 8\u201314.","journal-title":"IEEE Micro"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567040"},{"key":"e_1_3_2_1_48_1","volume-title":"Decoupled Vector-Fetch Architecture with a Scalarizing Compiler. Ph. D. Dissertation","author":"Lee Yunsup","unstructured":"Yunsup Lee . 2016. Decoupled Vector-Fetch Architecture with a Scalarizing Compiler. Ph. D. Dissertation . University of California , Berkeley. Yunsup Lee. 2016. Decoupled Vector-Fetch Architecture with a Scalarizing Compiler. Ph. D. Dissertation. University of California, Berkeley."},{"key":"e_1_3_2_1_49_1","volume-title":"Multi-Wafer AI Cluster. In 2021 IEEE Hot Chips 33 Symposium (HCS). 1\u201341","author":"Lie Sean","year":"2021","unstructured":"Sean Lie . 2021 . Multi-Million Core , Multi-Wafer AI Cluster. In 2021 IEEE Hot Chips 33 Symposium (HCS). 1\u201341 . Sean Lie. 2021. Multi-Million Core, Multi-Wafer AI Cluster. In 2021 IEEE Hot Chips 33 Symposium (HCS). 1\u201341."},{"key":"e_1_3_2_1_50_1","unstructured":"Locuza. [n. d.]. Die walkthrough: Alder Lake-S\/P and a touch of Zen 3. https:\/\/locuza.substack.com\/p\/die-walkthrough-alder-lake-sp-and \t\t\t\t  Locuza. [n. d.]. Die walkthrough: Alder Lake-S\/P and a touch of Zen 3. https:\/\/locuza.substack.com\/p\/die-walkthrough-alder-lake-sp-and"},{"key":"e_1_3_2_1_51_1","volume-title":"Twenty-Third Annual Hawaii International Conference on System Sciences. 1, 288\u2013296","author":"Mangione-Smith William","year":"1990","unstructured":"William Mangione-Smith , Santosh G Abraham , and Edward S Davidson . 1990 . The effects of memory latency and fine-grain parallelism on astronautics ZS-1 performance . In Twenty-Third Annual Hawaii International Conference on System Sciences. 1, 288\u2013296 . William Mangione-Smith, Santosh G Abraham, and Edward S Davidson. 1990. The effects of memory latency and fine-grain parallelism on astronautics ZS-1 performance. In Twenty-Third Annual Hawaii International Conference on System Sciences. 1, 288\u2013296."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415753"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359657"},{"key":"e_1_3_2_1_54_1","unstructured":"Mediatek. 2022. Mediatek 8195 Linux device tree. https:\/\/github.com\/torvalds\/linux\/blob\/master\/arch\/arm64\/boot\/dts\/mediatek\/mt8195.dtsi \t\t\t\t  Mediatek. 2022. Mediatek 8195 Linux device tree. https:\/\/github.com\/torvalds\/linux\/blob\/master\/arch\/arm64\/boot\/dts\/mediatek\/mt8195.dtsi"},{"key":"e_1_3_2_1_55_1","unstructured":"Mediatek. 2022. Qualcomm Snapdragon 8 Gen 1 SM8450 Linux device tree. https:\/\/github.com\/torvalds\/linux\/blob\/master\/arch\/arm64\/boot\/dts\/qcom\/sm8450.dtsi \t\t\t\t  Mediatek. 2022. Qualcomm Snapdragon 8 Gen 1 SM8450 Linux device tree. https:\/\/github.com\/torvalds\/linux\/blob\/master\/arch\/arm64\/boot\/dts\/qcom\/sm8450.dtsi"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190523"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00074"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3230543.3230560"},{"key":"e_1_3_2_1_59_1","unstructured":"NVIDIA. [n. d.]. NVIDIA Deep Learning Accelerator. http:\/\/nvdla.org\/ \t\t\t\t  NVIDIA. [n. d.]. NVIDIA Deep Learning Accelerator. http:\/\/nvdla.org\/"},{"key":"e_1_3_2_1_60_1","unstructured":"Nvidia. 2022. Nvidia Tegra 234 Linux device tree. https:\/\/github.com\/torvalds\/linux\/blob\/master\/arch\/arm64\/boot\/dts\/nvidia\/tegra234.dtsi \t\t\t\t  Nvidia. 2022. Nvidia Tegra 234 Linux device tree. https:\/\/github.com\/torvalds\/linux\/blob\/master\/arch\/arm64\/boot\/dts\/nvidia\/tegra234.dtsi"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527400"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080254"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"crossref","unstructured":"L. Piccolboni P. Mantovani G. Di Guglielmo and L. P. Carloni. 2017. Broadening the exploration of the accelerator design space in embedded scalable platforms. In HPEC. IEEE Press. \t\t\t\t  L. Piccolboni P. Mantovani G. Di Guglielmo and L. P. Carloni. 2017. Broadening the exploration of the accelerator design space in embedded scalable platforms. In HPEC. IEEE Press.","DOI":"10.1109\/HPEC.2017.8091091"},{"key":"e_1_3_2_1_64_1","unstructured":"Karl Rupp. 2018. 42 Years of Microprocessor Trend Data. https:\/\/www.karlrupp.net\/2018\/02\/42-years-of-microprocessor-trend-data\/ \t\t\t\t  Karl Rupp. 2018. 42 Years of Microprocessor Trend Data. https:\/\/www.karlrupp.net\/2018\/02\/42-years-of-microprocessor-trend-data\/"},{"key":"e_1_3_2_1_65_1","volume-title":"Samsung Electronics Co","year":"2022","unstructured":"Ltd. Samsung Electronics Co .. 2022 . Samsung Exynos 5433 Linux de vice tree. https:\/\/github.com\/torvalds\/linux\/blob\/master\/arch\/arm64\/boot\/dts\/exynos\/exynos5433.dtsi Ltd. Samsung Electronics Co.. 2022. Samsung Exynos 5433 Linux device tree. https:\/\/github.com\/torvalds\/linux\/blob\/master\/arch\/arm64\/boot\/dts\/exynos\/exynos5433.dtsi"},{"key":"e_1_3_2_1_66_1","volume-title":"Samsung Electronics Co","year":"2022","unstructured":"Ltd. Samsung Electronics Co .. 2022 . Samsung Exynos 7 Linux de vice tree. https:\/\/github.com\/torvalds\/linux\/blob\/master\/arch\/arm64\/boot\/dts\/exynos\/exynos7.dtsi Ltd. Samsung Electronics Co.. 2022. Samsung Exynos 7 Linux device tree. https:\/\/github.com\/torvalds\/linux\/blob\/master\/arch\/arm64\/boot\/dts\/exynos\/exynos7.dtsi"},{"key":"e_1_3_2_1_67_1","first-page":"814","article-title":"Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events","volume":"5","author":"Short Robert T","year":"1998","unstructured":"Robert T Short , John M Parchem , and David N Cutler . 1998 . Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events . US Patent 5 ,708, 814 Robert T Short, John M Parchem, and David N Cutler. 1998. Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events. US Patent 5,708,814","journal-title":"US Patent"},{"key":"e_1_3_2_1_68_1","unstructured":"Jakub Sitnicki. 2022. Missing Manuals - io_uring worker pool. https:\/\/blog.cloudflare.com\/missing-manuals-io_uring-worker-pool\/ \t\t\t\t  Jakub Sitnicki. 2022. Missing Manuals - io_uring worker pool. https:\/\/blog.cloudflare.com\/missing-manuals-io_uring-worker-pool\/"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"crossref","unstructured":"James E Smith. 1982. Decoupled access\/execute computer architectures. In ACM SIGARCH Computer Architecture News. 10. \t\t\t\t  James E Smith. 1982. Decoupled access\/execute computer architectures. In ACM SIGARCH Computer Architecture News. 10.","DOI":"10.1145\/1067649.801719"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380198"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3199848"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480128"},{"key":"e_1_3_2_1_73_1","volume-title":"NOVIA: A Framework for Discovering Non-Conventional Inline Accelerators. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 507\u2013521","author":"Trilla David","year":"2021","unstructured":"David Trilla , John-David Wellman , Alper Buyuktosunoglu , and Pradip Bose . 2021 . NOVIA: A Framework for Discovering Non-Conventional Inline Accelerators. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 507\u2013521 . David Trilla, John-David Wellman, Alper Buyuktosunoglu, and Pradip Bose. 2021. NOVIA: A Framework for Discovering Non-Conventional Inline Accelerators. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 507\u2013521."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2019.00017"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00021"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/502034.502057"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995809"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140402"},{"key":"e_1_3_2_1_79_1","unstructured":"Zexia. [n. d.]. H.264 Hardware Encoder in VHDL. https:\/\/hardh264.sourceforge.net\/H264-encoder-manual.html \t\t\t\t  Zexia. [n. d.]. H.264 Hardware Encoder in VHDL. https:\/\/hardh264.sourceforge.net\/H264-encoder-manual.html"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483569"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/3276491"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480065"}],"event":{"name":"ASPLOS '23: 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","location":"Vancouver BC Canada","acronym":"ASPLOS '23","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582016.3582059","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:46Z","timestamp":1750178806000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3582016.3582059"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,25]]},"references-count":82,"alternative-id":["10.1145\/3582016.3582059","10.1145\/3582016"],"URL":"https:\/\/doi.org\/10.1145\/3582016.3582059","relation":{},"subject":[],"published":{"date-parts":[[2023,3,25]]},"assertion":[{"value":"2023-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}