{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T05:05:38Z","timestamp":1764997538178,"version":"build-2065373602"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,5]],"date-time":"2023-06-05T00:00:00Z","timestamp":1685923200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,5]]},"DOI":"10.1145\/3583781.3590216","type":"proceedings-article","created":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T22:40:19Z","timestamp":1685572819000},"page":"313-319","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["DRC Violation Prediction with Pre-global-routing Features Through Convolutional Neural Network"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-8013-9624","authenticated-orcid":false,"given":"Jhen-Gang","family":"Lin","sequence":"first","affiliation":[{"name":"National Yang Ming Chiao Tung University, Hsinchu, Taiwan Roc"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9616-7379","authenticated-orcid":false,"given":"Yu-Guang","family":"Chen","sequence":"additional","affiliation":[{"name":"National Central University, Taotuan, Taiwan Roc"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1204-5682","authenticated-orcid":false,"given":"Yun-Wei","family":"Yang","sequence":"additional","affiliation":[{"name":"National Central University, Taoyuan, Taiwan Roc"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8180-4249","authenticated-orcid":false,"given":"Wei-Tse","family":"Hung","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University, Hsinchu, Taiwan Roc"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-6719-6728","authenticated-orcid":false,"given":"Cheng-Hong","family":"Tsai","sequence":"additional","affiliation":[{"name":"Global Unichip Corporation, Hsinchu, Taiwan Roc"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-4333-5355","authenticated-orcid":false,"given":"De-Shiun","family":"Fu","sequence":"additional","affiliation":[{"name":"Global Unichip Corporation, Hsinchu, Taiwan Roc"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5842-8546","authenticated-orcid":false,"given":"Mango Chia-Tso","family":"Chao","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University, Hsinchu, Taiwan Roc"}]}],"member":"320","published-online":{"date-parts":[[2023,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Cadence Inc. Innovus Implementation System. https:\/\/www.cadence.com\/en_US\/home\/tools\/digital-design-and-signoff\/soc-implementation-and-floorplanning\/innovus-implementation-system.html"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451944"},{"key":"e_1_3_2_1_3_1","volume-title":"ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement. In Proceedings of the 2014 on International symposium on physical design (ISPD '14)","author":"Yutsis Vladimir","year":"2014","unstructured":"Vladimir Yutsis, Ismail S. Bustany, David Chinnery, Joseph R. Shinnerl, and Wen-Hao Liu. 2014. ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement. In Proceedings of the 2014 on International symposium on physical design (ISPD '14). 161--168."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753259"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375557"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2017.7939657"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195975"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317882"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2019.8884896"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375562"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375560"},{"key":"e_1_3_2_1_12_1","volume-title":"Automatic Routability Predictor Development Using Neural Architecture Search. In 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). 1--9.","author":"Chang Chen-Chia","year":"2021","unstructured":"Chen-Chia Chang, Jingyu Pan, Tunhou Zhang, Zhiyao Xie, Jiang Hu, Weiyi Qi, Chun-Wei Lin, Rongjian Liang, Joydeep Mitra, Elias Fallon, and Yiran Chen. 2021. Automatic Routability Predictor Development Using Neural Architecture Search. In 2021 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). 1--9."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036681"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2018.8373272"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/3408352.3408614"},{"key":"e_1_3_2_1_17_1","volume-title":"An Efficient Approach for DRC Hotspot Prediction with Convolutional Neural Network. In 2021 IEEE International Symposium on Circuits and Systems (ISCAS). 1--5.","author":"Li Lin","year":"2021","unstructured":"Lin Li, Yici Cai, Qiang Zhou. 2021. An Efficient Approach for DRC Hotspot Prediction with Convolutional Neural Network. In 2021 IEEE International Symposium on Circuits and Systems (ISCAS). 1--5."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACQED.2015.7274019"},{"key":"e_1_3_2_1_19_1","volume-title":"Young","author":"Chen Jingsong","year":"2023","unstructured":"Jingsong Chen, Jian Kuang, Guowei Zhao, Dennis J.-H. Huang, and Evangeline F. Y. Young. 2023. PROS 2.0: A plug-in for routability optimization and routed wirelength estimation using deep learning. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 164--177."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712517"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298965"}],"event":{"name":"GLSVLSI '23: Great Lakes Symposium on VLSI 2023","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Knoxville TN USA","acronym":"GLSVLSI '23"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2023"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3583781.3590216","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3583781.3590216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:37:05Z","timestamp":1750178225000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3583781.3590216"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,5]]},"references-count":21,"alternative-id":["10.1145\/3583781.3590216","10.1145\/3583781"],"URL":"https:\/\/doi.org\/10.1145\/3583781.3590216","relation":{},"subject":[],"published":{"date-parts":[[2023,6,5]]},"assertion":[{"value":"2023-06-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}