{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:30:32Z","timestamp":1773246632465,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,5]],"date-time":"2023-06-05T00:00:00Z","timestamp":1685923200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"LIT Secure and Correct Systems Lab"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,5]]},"DOI":"10.1145\/3583781.3590253","type":"proceedings-article","created":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T22:40:19Z","timestamp":1685572819000},"page":"599-605","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["GUI-VP Kit: A RISC-V VP Meets Linux Graphics - Enabling Interactive Graphical Application Development"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-3275-4797","authenticated-orcid":false,"given":"Manfred","family":"Schl\u00e4gl","sequence":"first","affiliation":[{"name":"Johannes Kepler University, Linz, Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1490-6175","authenticated-orcid":false,"given":"Daniel","family":"Gro\u00dfe","sequence":"additional","affiliation":[{"name":"Johannes Kepler University, Linz, Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"1] Accessed: 2023-02--19. http:\/\/systemc-verification.org."},{"key":"e_1_3_2_1_2_1","unstructured":"Accessed: 2023-02--19. Buildroot. https:\/\/www.buildroot.org."},{"key":"e_1_3_2_1_3_1","unstructured":"Accessed: 2023-02--19. DBT-RISE. https:\/\/github.com\/Minres\/DBT-RISE-Core."},{"key":"e_1_3_2_1_4_1","unstructured":"Accessed: 2023-02--19. libVNCServer. https:\/\/libvnc.github.io."},{"key":"e_1_3_2_1_5_1","unstructured":"Accessed: 2023-02--19. PrBoom. https:\/\/prboom.sourceforge.net\/."},{"key":"e_1_3_2_1_6_1","unstructured":"Accessed: 2023-02--19. RISC-V Virtual Prototype. https:\/\/github.com\/agra-uni- bremen\/riscv-vp."},{"key":"e_1_3_2_1_7_1","unstructured":"Accessed: 2023-02--19. RISCV-QEMU. https:\/\/github.com\/riscv\/riscv-qemu."},{"key":"e_1_3_2_1_8_1","unstructured":"Accessed: 2023-02--19. SDL. https:\/\/www.libsdl.org\/."},{"key":"e_1_3_2_1_9_1","unstructured":"Accessed: 2023-02--19. X.Org. https:\/\/www.x.org."},{"key":"e_1_3_2_1_10_1","first-page":"1","article-title":"Fast Virtual Prototyping for Embedded Computing Systems Design and Exploration","volume":"3","author":"Charif Amir","year":"2019","unstructured":"Amir Charif, Gabriel Busnot, Rania Mameesh, Tanguy Sassolas, and Nicolas Ventroux. 2019. Fast Virtual Prototyping for Embedded Computing Systems Design and Exploration. In Proceedings of the Rapid Simulation and Performance Evaluation: Methods and Tools. 3:1--3:8.","journal-title":"Proceedings of the Rapid Simulation and Performance Evaluation: Methods and Tools."},{"key":"e_1_3_2_1_11_1","volume-title":"Best Practices in Virtual Prototyping","author":"Schutter Tom De","unstructured":"Tom De Schutter. 2014. Better Software. Faster!: Best Practices in Virtual Prototyping. Synopsys Press."},{"key":"e_1_3_2_1_12_1","volume-title":"Quality-Driven SystemC Design","author":"Gro\u00dfe Daniel","unstructured":"Daniel Gro\u00dfe and Rolf Drechsler. 2010. Quality-Driven SystemC Design. Springer."},{"key":"e_1_3_2_1_13_1","volume-title":"Enhanced Virtual Prototyping for Heterogeneous Systems","author":"Hassan Muhammad","unstructured":"Muhammad Hassan, Daniel Gro\u00dfe, and Rolf Drechsler. 2022. Enhanced Virtual Prototyping for Heterogeneous Systems. Springer."},{"key":"e_1_3_2_1_14_1","volume-title":"Enhanced Virtual Proto- typing: Featuring RISC-V Case Studies","author":"Herdt Vladimir","unstructured":"Vladimir Herdt, Daniel Gro\u00dfe, and Rolf Drechsler. 2020. Enhanced Virtual Proto- typing: Featuring RISC-V Case Studies. Springer."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Vladimir Herdt Daniel Gro\u00dfe Hoang M. Le and Rolf Drechsler. 2018. Extensible and Configurable RISC-V based Virtual Prototype. In Forum on Specification and Design Languages. 5--16.","DOI":"10.1109\/FDL.2018.8524047"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2020.101756"},{"key":"e_1_3_2_1_17_1","volume-title":"IEEE Standard SystemC Language Reference Manual","author":"Std IEEE","unstructured":"IEEE Std. 1666 2011. IEEE Standard SystemC Language Reference Manual. IEEE Std. 1666."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Rainer Leupers Grant Martin Roman Plyaskin Andreas Herkersdorf Frank Schirrmeister Tim Kogel and Martin Vaupel. 2012. Virtual platforms: Breaking new grounds. In Design Automation and Test in Europe. 685--690.","DOI":"10.1109\/DATE.2012.6176558"},{"key":"e_1_3_2_1_19_1","unstructured":"M\u00e0rius Mont\u00f3n. 2020. A RISC-V SystemC-TLM simulator. arXiv:2010.10119"},{"key":"e_1_3_2_1_20_1","unstructured":"OSCI 2009. OSCI TLM-2.0 Language Reference Manual. OSCI."},{"key":"e_1_3_2_1_21_1","volume-title":"The RISC-V Instruction Set Manual","author":"Waterman Andrew","unstructured":"Andrew Waterman and Krste Asanovi\". 2019. The RISC-V Instruction Set Manual; Volume I: Unprivileged ISA. SiFive Inc. and UC Berkeley."},{"key":"e_1_3_2_1_22_1","volume-title":"The RISC-V Instruction Set Manual","author":"Waterman Andrew","unstructured":"Andrew Waterman and Krste Asanovi\". 2019. The RISC-V Instruction Set Manual; Volume II: Privileged Architecture. SiFive Inc. and UC Berkeley."}],"event":{"name":"GLSVLSI '23: Great Lakes Symposium on VLSI 2023","location":"Knoxville TN USA","acronym":"GLSVLSI '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2023"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3583781.3590253","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3583781.3590253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:37:05Z","timestamp":1750178225000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3583781.3590253"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,5]]},"references-count":22,"alternative-id":["10.1145\/3583781.3590253","10.1145\/3583781"],"URL":"https:\/\/doi.org\/10.1145\/3583781.3590253","relation":{},"subject":[],"published":{"date-parts":[[2023,6,5]]},"assertion":[{"value":"2023-06-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}