{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T21:49:00Z","timestamp":1771710540941,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,5]],"date-time":"2023-06-05T00:00:00Z","timestamp":1685923200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,5]]},"DOI":"10.1145\/3583781.3590266","type":"proceedings-article","created":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T22:40:19Z","timestamp":1685572819000},"page":"333-338","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Island-based Random Dynamic Voltage Scaling vs ML-Enhanced Power Side-Channel Attacks"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1596-6700","authenticated-orcid":false,"given":"Dake","family":"Chen","sequence":"first","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-7197-3382","authenticated-orcid":false,"given":"Christine","family":"Goins","sequence":"additional","affiliation":[{"name":"Niobium Microsystems, Inc., Dayton, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-3223-9673","authenticated-orcid":false,"given":"Maxwell","family":"Waugaman","sequence":"additional","affiliation":[{"name":"Independent Researcher, Washington, DC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4755-2199","authenticated-orcid":false,"given":"Georgios D.","family":"Dimou","sequence":"additional","affiliation":[{"name":"Niobium Microsystems, Inc., Dayton, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8283-0168","authenticated-orcid":false,"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"K. Baddam and M. Zwolinski. 2007. Evaluation of Dynamic Voltage and Frequency Scaling as a Differential Power Analysis Countermeasure. In VLSID. 854--862.","DOI":"10.1109\/VLSID.2007.79"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"A. G. Bayrak N. Velickovic F. Regazzoni D. Novo P. Brisk and P. Ienne. 2013. An EDA-friendly Protection Scheme against Side-Channel Attacks. In 2013 DATE.","DOI":"10.7873\/DATE.2013.093"},{"key":"e_1_3_2_1_3_1","unstructured":"Georg T. Becker Jim Cooper Elizabeth K. DeMulder Gilbert Goodwill Joshua Jaffe Gary Kenworthy T. Kouzminov Andrew J. Leiserson Mark E. Marson Pankaj Rohatgi and Sami Saab. 2013. Test Vector Leakage Assessment ( TVLA ) methodology in practice. In 2013 ICMC."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"P. A. Beerel R. O. Ozdag and M. Ferretti. 2010. A Designer's Guide to Asynchronous VLSI. Cambridge University Press.","DOI":"10.1017\/CBO9780511674730"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"Eric Brier Christophe Clavier and Francis Olivier. 2004. Correlation Power Analysis with a Leakage Model. In 2004 CHES. 16--29.","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"e_1_3_2_1_7_1","volume-title":"Beerel","author":"Chen Dake","year":"2023","unstructured":"Dake Chen, Xuan Zhou, Yinghua Hu, Yuke Zhang, Kaixin Yang, Andrew Rittenbach, Pierluigi Nuzzo, and Peter A. Beerel. 2023. Unraveling Latch Locking Using Machine Learning, Boolean Analysis, and ILP. In 2023 ISQED."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Alexander DeTrano Sylvain Guilley Xiaofei Guo Naghmeh Karimi and Ramesh Karri. 2015. Exploiting Small Leakages in Masks to Turn a Second-order Attack into a First-order Attack. In 2015 HASP. 7:1--7:5.","DOI":"10.1155\/2015\/743618"},{"key":"e_1_3_2_1_9_1","volume-title":"SCRIP: Secure Random Clock Execution on Soft Processor Systems to Mitigate Powerbased Side Channel Attacks. In 2019","author":"Jayasinghe Darshana","year":"2019","unstructured":"Darshana Jayasinghe, Aleksandar Ignjatovic, and Sri Parameswaran. 2019. SCRIP: Secure Random Clock Execution on Soft Processor Systems to Mitigate Powerbased Side Channel Attacks. In 2019 IEEE\/ACM ICCAD. IEEE, 1--7."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"M. Kar A. Singh S. Mathew A. Rajan V. De and S. Mukhopadhyay. 2017. Invited paper: Low power requirements and side-channel protection of encryption engines: Challenges and opportunities. In IEEE\/ACM ISLPED. 1--2.","DOI":"10.1109\/ISLPED.2017.8009186"},{"key":"e_1_3_2_1_11_1","volume-title":"Differential Power Analysis. In Annual International Cryptology Conference. 388--397","author":"Kocher Paul","year":"1999","unstructured":"Paul Kocher, Joshua Jaffe, and Benjamin Jun. 1999. Differential Power Analysis. In Annual International Cryptology Conference. 388--397."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2180094"},{"key":"e_1_3_2_1_13_1","volume-title":"McCanny","author":"Lu Yingxi","year":"2008","unstructured":"Yingxi Lu, Maire P. O'Neill, and John V. McCanny. 2008. FPGA Implementation and Analysis of Random Delay Insertion Countermeasure against DPA. In 2008 ICFPT. 201--208."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"P. Luo Y. Fei L. Zhang and A. A. Ding. 2014. Side-channel Power Analysis of Different Protection Schemes against Fault Attacks on AES. In 2014 ReConFig.","DOI":"10.1109\/ReConFig.2014.7032555"},{"key":"e_1_3_2_1_15_1","volume-title":"Some Methods for Classification and Analysis of Multivariate Observations. In Proc. of the Fifth Berkeley Symposium on Mathematical Statistics and Probability","volume":"1","author":"James","unstructured":"James MacQueen et al. 1967. Some Methods for Classification and Analysis of Multivariate Observations. In Proc. of the Fifth Berkeley Symposium on Mathematical Statistics and Probability, Vol. 1. 281--297."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Stefan Mangard. 2004. Hardware Countermeasures against DPA-a Statistical Analysis of Their Effectiveness. In Cryptographers' Track at the RSA. 222--235.","DOI":"10.1007\/978-3-540-24660-2_18"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"C. O'Flynn and Z. David Chen. 2015. Side channel power analysis of an AES-256 bootloader. In 2015 IEEE CCECE. 750--755.","DOI":"10.1109\/CCECE.2015.7129369"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/1367985.1367993"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"A. Singh M. Kar S. Mathew A. Rajan V. De and S. Mukhopadhyay. 2017. Improved Power Side Channel Attack Resistance of a 128-bit AES Engine with Random Fast Voltage Dithering. In IEEE ESSCIRC. 51--54.","DOI":"10.1109\/ESSCIRC.2017.8094523"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Jasper G. J. vanWoudenberg Marc F. Witteman and Bram Bakker. 2011. Improving Differential Power Analysis by Elastic Alignment. In Topics in Cryptology - CT-RSA 2011 (LNCS). 104--119.","DOI":"10.1007\/978-3-642-19074-2_8"},{"key":"e_1_3_2_1_22_1","volume-title":"Power attack resistant cryptosystem design: a dynamic voltage and frequency switching approach. In 2005 DATE. 64--69","author":"Yang Shengqi","unstructured":"Shengqi Yang, W. Wolf, N. Vijaykrishnan, D.N. Serpanos, and Yuan Xie. 2005. Power attack resistant cryptosystem design: a dynamic voltage and frequency switching approach. In 2005 DATE. 64--69 Vol. 3."},{"key":"e_1_3_2_1_23_1","first-page":"2149","article-title":"False Key-Controlled Aggressive Voltage Scaling: A Countermeasure Against LPA Attacks","volume":"36","author":"Yu W.","year":"2017","unstructured":"W. Yu and S. K\u00f6se. 2017. False Key-Controlled Aggressive Voltage Scaling: A Countermeasure Against LPA Attacks. IEEE TCAD 36, 12 (2017), 2149--2153.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2620382"}],"event":{"name":"GLSVLSI '23: Great Lakes Symposium on VLSI 2023","location":"Knoxville TN USA","acronym":"GLSVLSI '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2023"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3583781.3590266","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3583781.3590266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:37:05Z","timestamp":1750178225000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3583781.3590266"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,5]]},"references-count":24,"alternative-id":["10.1145\/3583781.3590266","10.1145\/3583781"],"URL":"https:\/\/doi.org\/10.1145\/3583781.3590266","relation":{},"subject":[],"published":{"date-parts":[[2023,6,5]]},"assertion":[{"value":"2023-06-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}