{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T08:03:29Z","timestamp":1761897809616,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,5]],"date-time":"2023-06-05T00:00:00Z","timestamp":1685923200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-2219753"],"award-info":[{"award-number":["CCF-2219753"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Department of Energy","award":["DE-SC0022881"],"award-info":[{"award-number":["DE-SC0022881"]}]},{"name":"IMEC"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,5]]},"DOI":"10.1145\/3583781.3590311","type":"proceedings-article","created":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T22:40:19Z","timestamp":1685572819000},"page":"159-162","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Technology\/Memory Co-Design and Co-Optimization Using E-Tree Interconnect"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0926-2838","authenticated-orcid":false,"given":"Zhenlin","family":"Pei","sequence":"first","affiliation":[{"name":"The University of Texas at Arlington, Arlington, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6084-9810","authenticated-orcid":false,"given":"Mahta","family":"Mayahinia","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2305-4258","authenticated-orcid":false,"given":"Hsiao-Hsuan","family":"Liu","sequence":"additional","affiliation":[{"name":"IMEC and Katholieke Universiteit Leuven (KU Leuven), Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8829-5610","authenticated-orcid":false,"given":"Mehdi","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"IMEC and Katholieke Universiteit Leuven (KU Leuven), Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3545-3424","authenticated-orcid":false,"given":"Zsolt","family":"Tokei","sequence":"additional","affiliation":[{"name":"IMEC, Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9161-1728","authenticated-orcid":false,"given":"Chenyun","family":"Pan","sequence":"additional","affiliation":[{"name":"The University of Texas at Arlington, Arlington, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3088392"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3225512"},{"key":"e_1_3_2_1_3_1","first-page":"9.3","volume-title":"Challenges and opportunities,\" in 2016 IEEE International Electron Devices Meeting (IEDM)","author":"Brain R.","year":"2016","unstructured":"R. Brain, \"Interconnect scaling: Challenges and opportunities,\" in 2016 IEEE International Electron Devices Meeting (IEDM), 2016, pp. 9.3. 1--9.3. 4: IEEE."},{"key":"e_1_3_2_1_4_1","first-page":"20.4","volume-title":"Interconnect scaling challenges, and opportunities to enable system-level performance beyond 30 nm pitch,\" in 2020 IEEE International Electron Devices Meeting (IEDM)","author":"Bonilla G.","year":"2020","unstructured":"G. Bonilla, N. Lanzillo, C.-K. Hu, C. Penny, and A. Kumar, \"Interconnect scaling challenges, and opportunities to enable system-level performance beyond 30 nm pitch,\" in 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 20.4. 1--20.4. 4: IEEE."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2487888"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3138785"},{"key":"e_1_3_2_1_7_1","first-page":"1","volume-title":"Architecting large-scale SRAM arrays with monolithic 3D integration,\" in 2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","author":"Kong J.","year":"2017","unstructured":"J. Kong, Y.-H. Gong, and S. W. Chung, \"Architecting large-scale SRAM arrays with monolithic 3D integration,\" in 2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), 2017, pp. 1--6: IEEE."},{"key":"e_1_3_2_1_8_1","first-page":"15.2","volume-title":"3D-optimized SRAM macro design and application to memory-on-logic 3D-IC at advanced nodes,\" in 2020 IEEE International Electron Devices Meeting (IEDM)","author":"Chen R.","year":"2020","unstructured":"R. Chen et al., \"3D-optimized SRAM macro design and application to memory-on-logic 3D-IC at advanced nodes,\" in 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 15.2. 1--15.2. 4: IEEE."},{"key":"e_1_3_2_1_9_1","first-page":"1","article-title":"A monolithic-3D SRAM design with enhanced robustness and in-memory computation support","author":"Srinivasa S.","year":"2018","unstructured":"S. Srinivasa et al., \"A monolithic-3D SRAM design with enhanced robustness and in-memory computation support,\" in Proceedings of the International Symposium on Low Power Electronics and Design, 2018, pp. 1--6.","journal-title":"Proceedings of the International Symposium on Low Power Electronics and Design"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2022.3157952"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"e_1_3_2_1_12_1","first-page":"10962","article-title":"Standard-cell design architecture options below 5nm node: The ultimate scaling of FinFET and Nanosheet","author":"Sherazi S. Y.","year":"2019","unstructured":"S. Y. Sherazi et al., \"Standard-cell design architecture options below 5nm node: The ultimate scaling of FinFET and Nanosheet,\" in Design-Process-Technology Co-optimization for Manufacturability XIII, 2019, vol. 10962, p. 1096202: SPIE.","journal-title":"Design-Process-Technology Co-optimization for Manufacturability"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_1_14_1","volume-title":"IEEE International Interconnect Technology Conference (IITC)","author":"Achra S.","year":"2019","unstructured":"S. Achra et al., \"Graphene-Ruthenium hybrid interconnects,\" presented at the IEEE International Interconnect Technology Conference (IITC), Brussels, Belgium, 2019."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2291783"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.carbon.2019.04.101"},{"volume-title":"Bilayer graphene\/copper hybrid on-chip interconnect: A reliability study,\" IEEE transactions on nanotechnology","author":"Yu T.","key":"e_1_3_2_1_17_1","unstructured":"T. Yu, E.-K. Lee, B. Briggs, B. Nagabhirava, and B. Yu, \"Bilayer graphene\/copper hybrid on-chip interconnect: A reliability study,\" IEEE transactions on nanotechnology, vol. 10, no. 4, pp. 710--714, 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.carbon.2021.07.070"},{"key":"e_1_3_2_1_19_1","volume-title":"IEEE International Interconnect Technology Conference (IITC)","author":"Contino A.","year":"2019","unstructured":"A. Contino et al., \"Circuit Delay and Power Benchmark of Graphene against Cu Interconnects,\" presented at the IEEE International Interconnect Technology Conference (IITC), Brussels, Belgium, 2019."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2394366"}],"event":{"name":"GLSVLSI '23: Great Lakes Symposium on VLSI 2023","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Knoxville TN USA","acronym":"GLSVLSI '23"},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2023"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3583781.3590311","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3583781.3590311","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3583781.3590311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:59Z","timestamp":1750178819000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3583781.3590311"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,5]]},"references-count":20,"alternative-id":["10.1145\/3583781.3590311","10.1145\/3583781"],"URL":"https:\/\/doi.org\/10.1145\/3583781.3590311","relation":{},"subject":[],"published":{"date-parts":[[2023,6,5]]},"assertion":[{"value":"2023-06-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}