{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T15:20:37Z","timestamp":1780586437414,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,5,9]],"date-time":"2023-05-09T00:00:00Z","timestamp":1683590400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,5,9]]},"DOI":"10.1145\/3587135.3592168","type":"proceedings-article","created":{"date-parts":[[2023,8,4]],"date-time":"2023-08-04T10:22:41Z","timestamp":1691144561000},"page":"315-321","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["CoVE"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8104-7633","authenticated-orcid":false,"given":"Ravi","family":"Sahita","sequence":"first","affiliation":[{"name":"Rivos Inc., Portland, Oregon, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5933-997X","authenticated-orcid":false,"given":"Vedvyas","family":"Shanbhogue","sequence":"additional","affiliation":[{"name":"Rivos Inc., Austin, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-4317-6312","authenticated-orcid":false,"given":"Andrew","family":"Bresticker","sequence":"additional","affiliation":[{"name":"Rivos Inc., New York, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4958-4005","authenticated-orcid":false,"given":"Atul","family":"Khare","sequence":"additional","affiliation":[{"name":"Rivos Inc., Seattle, WA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7685-2866","authenticated-orcid":false,"given":"Atish","family":"Patra","sequence":"additional","affiliation":[{"name":"Rivos Inc., Mtn. View, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-4024-1332","authenticated-orcid":false,"given":"Samuel","family":"Ortiz","sequence":"additional","affiliation":[{"name":"Rivos Inc., Montpellier, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-3576-4450","authenticated-orcid":false,"given":"Dylan","family":"Reid","sequence":"additional","affiliation":[{"name":"Rivos Inc., Mtn. View, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3120-1469","authenticated-orcid":false,"given":"Rajnesh","family":"Kanwal","sequence":"additional","affiliation":[{"name":"Rivos Inc., Watford, England, UK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,8,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Available at: https:\/\/confidentialcomputing.io\/wp-content\/uploads\/sites\/85\/2023\/01\/Common-Terminology-for-Confidential-Computing.pdf","author":"Confidential Computing Consortium","year":"2022","unstructured":"Confidential Computing Consortium (2022) Common Terminology for Confidential Computing, Available at: https:\/\/confidentialcomputing.io\/wp-content\/uploads\/sites\/85\/2023\/01\/Common-Terminology-for-Confidential-Computing.pdf (Accessed: March 2, 2023)."},{"key":"e_1_3_2_1_2_1","volume-title":"GitHub. RISC-V International. Available at: https:\/\/github.com\/riscv\/riscv-isa-manual","author":"J.","year":"2023","unstructured":"Waterman, A., Asanovi\u0107, K., Hauser, J. et al. (2021) The RISC-V Instruction Set Manual Volume II: Privileged Architecture, GitHub. RISC-V International. Available at: https:\/\/github.com\/riscv\/riscv-isa-manual (Accessed: February 26, 2023)."},{"key":"e_1_3_2_1_3_1","unstructured":"Sahita R. et al. (2023) Confidential computing on RISC-V: Application-Processor Trusted Execution Environment (AP-TEE). GitHub. RISC-V International. Available at: https:\/\/github.com\/riscv-non-isa\/riscv-ap-tee (Accessed: February 26 2023)"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3454122.3456125"},{"key":"e_1_3_2_1_5_1","volume-title":"Lorych and Lukas J\u00e4ger. (2022)","author":"Dominik","unstructured":"Dominik Lorych and Lukas J\u00e4ger. (2022) Design Space Exploration of DICE. In The 17th International Conference on Availability, Reliability and Security"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.17487\/RFC9334"},{"key":"e_1_3_2_1_7_1","volume-title":"DMTF. DSP2058","author":"Brett","year":"2058","unstructured":"Brett Henning et al. (2022) Security Protocol and Data Mode (SPDM) Architecture White Paper. DMTF. DSP2058. Version 1.2.0. Available at: https:\/\/www.dmtf.org\/sites\/default\/files\/standards\/documents\/DSP2058_1.2.0.pdf (Accessed: March 2, 2023)"},{"key":"e_1_3_2_1_8_1","volume-title":"Why IDE Security Technology for PCIe and CXL?","author":"Ying Claire","year":"2021","unstructured":"Claire Ying. (2021) Why IDE Security Technology for PCIe and CXL? (2021). Cadence. Available at: https:\/\/www.chipestimate.com\/Why-IDE-Security-Technology-for-PCIe-and-CXL\/Cadence\/blogs\/3512 (Accessed: March 2, 2023)"},{"key":"e_1_3_2_1_9_1","unstructured":"Richard Solomon. (2023) New PCIe TDISP Architecture Secures Device Interfaces with Virtual Servers. Synopsys. Available at: https:\/\/blogs.synopsys.com\/from-silicon-to-software\/2023\/02\/08\/what-is-tdisp-pcie-io-virtualization\/ (Accessed: March 2 2023)"},{"key":"e_1_3_2_1_10_1","volume-title":"RISC-V IOMMU Architecture Specification. GitHub. RISC-V International. Available at: https:\/\/github.com\/riscv-non-isa\/riscv-iommu\/blob\/main\/riscv-iommu.pdf","author":"Vedvyas Shanbhogue","year":"2023","unstructured":"Vedvyas Shanbhogue et al. (2023) RISC-V IOMMU Architecture Specification. GitHub. RISC-V International. Available at: https:\/\/github.com\/riscv-non-isa\/riscv-iommu\/blob\/main\/riscv-iommu.pdf"},{"key":"e_1_3_2_1_11_1","volume-title":"RISC-V Advanced Interrupt Architecture. Version 1.0-RC2. GitHub. RISC-V International. Available at: https:\/\/github.com\/riscv\/riscv-aia\/releases\/download\/1.0-RC2\/riscv-interrupts-1.0-RC2.pdf","author":"John Hauser","year":"2023","unstructured":"John Hauser et al. (2023) RISC-V Advanced Interrupt Architecture. Version 1.0-RC2. GitHub. RISC-V International. Available at: https:\/\/github.com\/riscv\/riscv-aia\/releases\/download\/1.0-RC2\/riscv-interrupts-1.0-RC2.pdf"},{"key":"e_1_3_2_1_12_1","volume-title":"RISC-V External Debug Support version 0.13.2. RISC-V International. Available at: https:\/\/riscv.org\/wp-content\/uploads\/2019\/03\/riscv-debug-release.pdf (Accessed","author":"Tim Newsome","year":"2019","unstructured":"Tim Newsome et al. (2019) RISC-V External Debug Support version 0.13.2. RISC-V International. Available at: https:\/\/riscv.org\/wp-content\/uploads\/2019\/03\/riscv-debug-release.pdf (Accessed: March 2, 2023)"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387532"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SEED51797.2021.00024"},{"key":"e_1_3_2_1_15_1","unstructured":"Advanced Micro Devices Inc. (2020) AMD SEV-SNP: Strengthening VM Isolation with Integrity Protection and More. AMD White Paper. Available at: https:\/\/www.amd.com\/system\/files\/TechDocs\/SEV-SNP-strengthening-vm-isolation-with-integrity-protection-and-more.pdf (Accessed: March 2 2023)"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the Hardware and Architectural Support for Security and Privacy (HASP) 2021","author":"Knight Mark","year":"2021","unstructured":"Mark Knight, Gareth Stockwell. October 2021. Arm Confidential Compute Architecture. In Proceedings of the Hardware and Architectural Support for Security and Privacy (HASP) 2021. Available at: https:\/\/haspworkshop.org\/2021\/slides\/HASP-2021-Session2-Arm-CCA.pdf (Accessed: March 2, 2023)"},{"key":"e_1_3_2_1_17_1","volume-title":"RISC-V hypervisor for TEE development","author":"Salus","year":"2023","unstructured":"Salus: RISC-V hypervisor for TEE development (2023). GitHub. Rivos Inc. Available at: https:\/\/github.com\/rivosinc\/salus (Accessed: April 10, 2023)"}],"event":{"name":"CF '23: 20th ACM International Conference on Computing Frontiers","location":"Bologna Italy","acronym":"CF '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 20th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3587135.3592168","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3587135.3592168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:13Z","timestamp":1750182553000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3587135.3592168"}},"subtitle":["Towards Confidential Computing on RISC-V Platforms"],"short-title":[],"issued":{"date-parts":[[2023,5,9]]},"references-count":17,"alternative-id":["10.1145\/3587135.3592168","10.1145\/3587135"],"URL":"https:\/\/doi.org\/10.1145\/3587135.3592168","relation":{},"subject":[],"published":{"date-parts":[[2023,5,9]]},"assertion":[{"value":"2023-08-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}