{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:34:15Z","timestamp":1755999255711,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,5,9]],"date-time":"2023-05-09T00:00:00Z","timestamp":1683590400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,5,9]]},"DOI":"10.1145\/3587135.3592208","type":"proceedings-article","created":{"date-parts":[[2023,8,4]],"date-time":"2023-08-04T10:22:41Z","timestamp":1691144561000},"page":"84-90","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Energy and Performance Improvements for Convolutional Accelerators Using Lightweight Address Translation Support"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1660-3984","authenticated-orcid":false,"given":"Mirco","family":"Mannino","sequence":"first","affiliation":[{"name":"University of Siena, Siena, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4998-0092","authenticated-orcid":false,"given":"Biagio","family":"Peccerillo","sequence":"additional","affiliation":[{"name":"University of Siena, Siena, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4740-7081","authenticated-orcid":false,"given":"Andrea","family":"Mondelli","sequence":"additional","affiliation":[{"name":"Huawei Technologies Co., Ltd, Cambridge, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7975-3632","authenticated-orcid":false,"given":"Sandro","family":"Bartolini","sequence":"additional","affiliation":[{"name":"University of Siena, Siena, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,8,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices Inc. 2022. AMD I\/O Virtualization Technology (IOMMU) Specification. (2022)."},{"key":"e_1_3_2_1_2_1","unstructured":"ARM Ltd. 2021. ARM System Memory Management Unit Architecture Specification. (2021)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Thomas Barr et al. 2010. Translation caching: skip don't walk (the page table). ACM SIGARCH Computer Architecture News (2010).","DOI":"10.1145\/1815961.1815970"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Nathan Binkert et al. 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39 2 (2011) 1--7.","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996864"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"volume-title":"Proceedings of the 55th DAC.","author":"Hsueh-Chun","key":"e_1_3_2_1_10_1","unstructured":"Hsueh-Chun Fu et al. 2018. Active forwarding: Eliminate IOMMU address translation for accelerator-rich architectures. In Proceedings of the 55th DAC."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.19"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_2_1_13_1","unstructured":"HSA Foundation. 2017. HSA Foundation. (2017)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378494"},{"key":"e_1_3_2_1_15_1","unstructured":"Intel Corp. 2014. Intel Virtualization Technology for Directed I\/O. (2014)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.29"},{"volume-title":"Proceedings of the 27th ACM ASPLOS.","author":"Chang","key":"e_1_3_2_1_18_1","unstructured":"Chang Park et al. 2022. Every walk's a hit: making page walks single-access cache hits. In Proceedings of the 27th ACM ASPLOS."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102561"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304025"},{"volume-title":"Operating system concepts","author":"Peterson James L","key":"e_1_3_2_1_21_1","unstructured":"James L Peterson and Abraham Silberschatz. 1985. Operating system concepts. Addison-Wesley Longman Publishing Co., Inc."},{"key":"e_1_3_2_1_22_1","unstructured":"RISC-V IOMMU Task Group. 2023. RISCV-V IOMMU Architecture Specification. (2023)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01766-7"},{"key":"e_1_3_2_1_24_1","volume-title":"The RISC-V Instruction Set Manual Volume II: Privileged Architecture. (December","author":"Waterman Andrew","year":"2021","unstructured":"Andrew Waterman, Krste Asanovic, Hauser John, and SiFive Inc. 2021. The RISC-V Instruction Set Manual Volume II: Privileged Architecture. (December 2021)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"e_1_3_2_1_26_1","volume-title":"International Conference on Machine Learning. PMLR, 5776--5785","author":"Zhang Jiyuan","year":"2018","unstructured":"Jiyuan Zhang, Franz Franchetti, and Tze Meng Low. 2018. High performance zero-memory overhead direct convolutions. In International Conference on Machine Learning. PMLR, 5776--5785."}],"event":{"name":"CF '23: 20th ACM International Conference on Computing Frontiers","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Bologna Italy","acronym":"CF '23"},"container-title":["Proceedings of the 20th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3587135.3592208","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3587135.3592208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:47:14Z","timestamp":1750178834000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3587135.3592208"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,9]]},"references-count":26,"alternative-id":["10.1145\/3587135.3592208","10.1145\/3587135"],"URL":"https:\/\/doi.org\/10.1145\/3587135.3592208","relation":{},"subject":[],"published":{"date-parts":[[2023,5,9]]},"assertion":[{"value":"2023-08-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}