{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:14:05Z","timestamp":1750220045892,"version":"3.41.0"},"reference-count":50,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2023,7,19]],"date-time":"2023-07-19T00:00:00Z","timestamp":1689724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["CNS-1929261"],"award-info":[{"award-number":["CNS-1929261"]}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2023,9,30]]},"abstract":"<jats:p>\n            With the ever-increasing virtualization of software and hardware, the privacy of user-sensitive data is a fundamental concern in computation outsourcing. Secure processors enable a trusted execution environment to guarantee security properties based on the principles of isolation, sealing, and integrity. However, the shared hardware resources within the microarchitecture are increasingly being used by co-located adversarial software to create timing-based side-channel attacks. State-of-the-art secure processors implement the\n            <jats:italic>strong isolation<\/jats:italic>\n            primitive to enable non-interference for shared hardware but suffer from frequent state purging and resource utilization overheads, leading to degraded performance. This article proposes\n            <jats:sans-serif>ASM<\/jats:sans-serif>\n            , an adaptive secure multicore architecture that enables a reconfigurable, yet strongly isolated execution environment. For outsourced security-critical processes, the proposed security kernel and hardware extensions allow either a given process to execute using all available cores or co-execute multiple processes on strongly isolated clusters of cores. This spatio-temporal execution environment is configured based on resource demands of processes, such that the secure processor mitigates state purging overheads and maximizes hardware resource utilization.\n          <\/jats:p>","DOI":"10.1145\/3587480","type":"journal-article","created":{"date-parts":[[2023,3,17]],"date-time":"2023-03-17T12:06:06Z","timestamp":1679054766000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["ASM: An Adaptive Secure Multicore for Co-located Mutually Distrusting Processes"],"prefix":"10.1145","volume":"20","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1392-8073","authenticated-orcid":false,"given":"Abdul Rasheed","family":"Sahni","sequence":"first","affiliation":[{"name":"Universty of Connecticut"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3021-0503","authenticated-orcid":false,"given":"Hamza","family":"Omar","sequence":"additional","affiliation":[{"name":"Universty of Connecticut"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0259-9224","authenticated-orcid":false,"given":"Usman","family":"Ali","sequence":"additional","affiliation":[{"name":"Universty of Connecticut"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6293-7403","authenticated-orcid":false,"given":"Omer","family":"Khan","sequence":"additional","affiliation":[{"name":"Universty of Connecticut"}]}],"member":"320","published-online":{"date-parts":[[2023,7,19]]},"reference":[{"key":"e_1_3_1_2_2","volume-title":"FreescaleADL: An Industrial-Strength Architectural Description Language For Programmable Cores","author":"Kahne B.","year":"2013","unstructured":"B. Kahne. 2013. FreescaleADL: An Industrial-Strength Architectural Description Language For Programmable Cores. http:\/\/opensource.freescale.com\/fsl-oss-projects\/."},{"volume-title":"ARM Security Technology Building a Secure System using TrustZone Technology","year":"2009","key":"e_1_3_1_3_2","unstructured":"ARM. 2009. ARM Security Technology Building a Secure System using TrustZone Technology. https:\/\/documentation-service.arm.com\/static\/5f212796500e883ab8e74531?token=."},{"volume-title":"Intel\u00ae Trust Domain Extensions (Intel\u00ae TDX)","year":"2021","key":"e_1_3_1_4_2","unstructured":"Intel. 2021. Intel\u00ae Trust Domain Extensions (Intel\u00ae TDX). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/intel-trust-domain-extensions.html."},{"key":"e_1_3_1_5_2","volume-title":"QUARQ: A Novel General Purpose Multicore Architecture for Cognitive Computing","author":"Dogan Halit","year":"2009","unstructured":"Halit Dogan, Brian Kahne, and Omer Khan. 2009. QUARQ: A Novel General Purpose Multicore Architecture for Cognitive Computing. https:\/\/khan.engr.uconn.edu\/pubs\/quarq-techcon17.pdf."},{"volume-title":"Programming the Tile-gx Processor","key":"e_1_3_1_6_2","unstructured":"Mellanox. Programming the Tile-gx Processor. http:\/\/www.mellanox.com\/repository\/solutions\/tile-scm\/docs\/UG505-Programming-Tilegx-Processor.pdf."},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.11"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702280"},{"key":"e_1_3_1_9_2","first-page":"1","volume-title":"22th International Conference on Architecture of Computing Systems 2009","author":"Alves Marco A. Z.","year":"2009","unstructured":"Marco A. Z. Alves, Henrique C. Freitas, and Philippe O. A. Navaux. 2009. Investigation of shared L2 cache on many-core processors. 22th International Conference on Architecture of Computing Systems 2009, 1\u201310. https:\/\/ieeexplore.ieee.org\/stamp\/stamp.jsp?tp=&arnumber=5755239."},{"key":"e_1_3_1_10_2","unstructured":"AMD. 2019. AMD secure encrypted virtualization (SEV). Retrieved from https:\/\/developer.amd.com\/sev\/."},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"volume-title":"Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems (CHES\u201906)","author":"Bonneau Joseph","key":"e_1_3_1_12_2","unstructured":"Joseph Bonneau and Ilya Mironov. [n.d.]. Cache-collision timing attacks against AES. In Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems (CHES\u201906), Louis Goubin and Mitsuru Matsui (Eds.)."},{"key":"e_1_3_1_13_2","doi-asserted-by":"crossref","unstructured":"Thomas Bourgeat Ilia Lebedev Andrew Wright Sizhuo Zhang Arvind and Srinivas Devadas. 2019. MI6: Secure enclaves in a speculative out-of-order processor. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201919) . 42\u201356.","DOI":"10.1145\/3352460.3358310"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3337167.3337173"},{"key":"e_1_3_1_15_2","doi-asserted-by":"crossref","unstructured":"Guoxing Chen Sanchuan Chen Yuan Xiao Yinqian Zhang Zhiqiang Lin and Ten H. Lai. 2018. SgxPectre attacks: Stealing Intel secrets from SGX enclaves via speculative execution. Retrieved from https:\/\/arXiv:1802.09085. https:\/\/arXiv:1802.09085","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"e_1_3_1_16_2","volume-title":"Proceedings of the USENIX Security Symposium (USENIX\u201916)","author":"Costan Victor","year":"2016","unstructured":"Victor Costan, Ilia Lebedev, and Srinivas Devadas. 2016. Sanctum: Minimal hardware extensions for strong software isolation. In Proceedings of the USENIX Security Symposium (USENIX\u201916)."},{"key":"e_1_3_1_17_2","doi-asserted-by":"crossref","DOI":"10.1090\/dimacs\/074","volume-title":"The Shortest Path Problem","author":"Demetrescu Camil","year":"2009","unstructured":"Camil Demetrescu, Andrew V. Goldberg, and David S. Johnson (Eds.). 2009. The Shortest Path Problem."},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243743"},{"key":"e_1_3_1_20_2","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914)","author":"Fletcher C. W.","year":"2014","unstructured":"C. W. Fletcher, L. Ren, X. Yu, M. Van Dijk, O. Khan, and S. Devadas. 2014. Suppressing the oblivious RAM timing channel while making information leakage and program efficiency trade-offs. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201914)."},{"volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201913)","author":"Gassend B.","key":"e_1_3_1_21_2","unstructured":"B. Gassend, G. E. Suh, D. Clarke, M. van Dijk, and S. Devadas. [n.d.]. Caches and hash trees for efficient memory integrity verification. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201913)."},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3065913.3065915"},{"key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1007\/978-3-319-40667-1_14","volume-title":"Detection of Intrusions and Malware, and Vulnerability Assessment","author":"Gruss Daniel","year":"2016","unstructured":"Daniel Gruss, Cl\u00e9mentine Maurice, Klaus Wagner, and Stefan Mangard. 2016. Flush+Flush: A fast and stealthy cache attack. In Detection of Intrusions and Malware, and Vulnerability Assessment, Juan Caballero, Urko Zurutuza, and Ricardo J. Rodr\u00edguez (Eds.). Springer International Publishing, Cham, 279\u2013299."},{"key":"e_1_3_1_24_2","unstructured":"Syed Kamran Haider and Marten van Dijk. [n.d.]. Revisiting definitional foundations of ORAM for secure processors. Retrieved from http:\/\/arxiv.org\/abs\/1706.03852."},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"e_1_3_1_26_2","doi-asserted-by":"crossref","unstructured":"V. Kiriansky I. Lebedev S. Amarasinghe S. Devadas and J. Emer. 2018. DAWG: A defense against cache timing attacks in speculative execution processors. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918) .","DOI":"10.1109\/MICRO.2018.00083"},{"key":"e_1_3_1_27_2","volume-title":"Proceedings of the IEEE Symposium on Security and Privacy (S&P\u201919)","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2019. Spectre attacks: Exploiting speculative execution. In Proceedings of the IEEE Symposium on Security and Privacy (S&P\u201919)."},{"key":"e_1_3_1_28_2","article-title":"Refining the utility metric for utility-based cache partitioning","author":"Lin Xing","year":"2011","unstructured":"Xing Lin and Rajeev Balasubramonian. 2011. Refining the utility metric for utility-based cache partitioning. In Proceedings of the Workshop on Duplicating, Deconstructing, and Debunking (WDDD\u201911).","journal-title":"Proceedings of the Workshop on Duplicating, Deconstructing, and Debunking (WDDD\u201911)"},{"key":"e_1_3_1_29_2","volume-title":"Proceedings of the USENIX Security Symposium (USENIX\u201918)","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading kernel memory from user space. In Proceedings of the USENIX Security Symposium (USENIX\u201918)."},{"key":"e_1_3_1_30_2","article-title":"Newcache: Secure cache architecture thwarting cache side-channel attacks","author":"Liu F.","year":"2016","unstructured":"F. Liu, H. Wu, K. Mai, and R. B. Lee. 2016. Newcache: Secure cache architecture thwarting cache side-channel attacks. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201916).","journal-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201916)"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_1_32_2","article-title":"Demystifying the secure enclave processor","author":"Mandt Tarjei","year":"2016","unstructured":"Tarjei Mandt, Mathew Solnik, and David Wang. 2016. Demystifying the secure enclave processor. In Proceedings ofBlack Hat Las Vegas.","journal-title":"Proceedings ofBlack Hat Las Vegas"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379070"},{"key":"e_1_3_1_34_2","first-page":"10","volume-title":"Proceedings of the International Workshop on Hardware and Architectural Support for Security and Privacy at the ACM International Symposium on Computer Architecture (HASP@ISCA\u201913)","author":"McKeen Frank","year":"2013","unstructured":"Frank McKeen, Ilya Alexandrovich, Alex Berenzon, Carlos V. Rozas, Hisham Shafi, Vedvyas Shanbhogue, and Uday R. Savagaonkar. 2013. Innovative instructions and software model for isolated execution. In Proceedings of the International Workshop on Hardware and Architectural Support for Security and Privacy at the ACM International Symposium on Computer Architecture (HASP@ISCA\u201913). 10."},{"key":"e_1_3_1_35_2","first-page":"1","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201910)","author":"Miller Jason E.","year":"2010","unstructured":"Jason E. Miller, Harshad Kasture, George Kurian, Charles Gruenwald, Nathan Beckmann, Christopher Celio, Jonathan Eastep, and Anant Agarwal. 2010. Graphite: A distributed parallel simulator for multicores. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201910). 1\u201312."},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2996021"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2874216"},{"key":"e_1_3_1_38_2","volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD\u201918)","author":"Omar H.","year":"2018","unstructured":"H. Omar, S. K. Haider, L. Ren, M. van Dijk, and O. Khan. 2018. Breaking the oblivious-ram bandwidth wall. In Proceedings of the IEEE International Conference on Computer Design (ICCD\u201918)."},{"key":"e_1_3_1_39_2","first-page":"111","volume-title":"Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920)","author":"Omar H.","year":"2020","unstructured":"H. Omar and O. Khan. 2020. IRONHIDE: A secure multicore that efficiently mitigates microarchitecture state attacks for interactive applications. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920). 111\u2013122."},{"key":"e_1_3_1_40_2","doi-asserted-by":"crossref","unstructured":"Moinuddin K. Qureshi. 2019. New attacks and defense for encrypted-address cache. InProceedings of the ACM International Symposium on Computer Architecture (ISCA\u201919). 360\u2013371.","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358314"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322228"},{"key":"e_1_3_1_43_2","volume-title":"Proceedings of the International Conference on High-Performance Computer Architecture (HPCA\u201914)","author":"Wang Yao","year":"2014","unstructured":"Yao Wang, Andrew Ferraiuolo, and Edward Suh. 2014. Timing channel protection for memory controllers. In Proceedings of the International Conference on High-Performance Computer Architecture (HPCA\u201914)."},{"key":"e_1_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835934"},{"key":"e_1_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.24"},{"key":"e_1_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485972"},{"key":"e_1_3_1_47_2","article-title":"On-chip interconnection architecture of the tile processor","author":"Wentzlaff D.","year":"2007","unstructured":"D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C. C. Miao, J. F. Brown III, and A. Agarwal. 2007. On-chip interconnection architecture of the tile processor. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201907).","journal-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201907)"},{"issue":"2018","key":"e_1_3_1_48_2","doi-asserted-by":"crossref","first-page":"2935","DOI":"10.1007\/s00500-017-2547-1","article-title":"A self-adaptive artificial bee colony algorithm based on global best for global optimization","volume":"22","author":"Xue Yu","year":"2018","unstructured":"Yu Xue, Jiongming Jiang, Binping Zhao, and Tinghuai Ma. 2018. A self-adaptive artificial bee colony algorithm based on global best for global optimization. Soft Computing 22 (2018), 2935\u20132952.","journal-title":"Soft Computing"},{"key":"e_1_3_1_49_2","article-title":"InvisiSpec: Making speculative execution invisible in the cache hierarchy","author":"Yan M.","year":"2018","unstructured":"M. Yan, J. Choi, D. Skarlatos, A. Morrison, C. W. Fletcher, and J. Torrellas. 2018. InvisiSpec: Making speculative execution invisible in the cache hierarchy. In Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918).","journal-title":"Proceedings of the IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201918)"},{"key":"e_1_3_1_50_2","first-page":"719","volume-title":"Proceedings of the 23rd USENIX Security Symposium (USENIX Security\u201914)","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack. In Proceedings of the 23rd USENIX Security Symposium (USENIX Security\u201914). USENIX, 719\u2013732. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity14\/technical-sessions\/presentation\/yarom."},{"key":"e_1_3_1_51_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3587480","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3587480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:07:59Z","timestamp":1750183679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3587480"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,19]]},"references-count":50,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,9,30]]}},"alternative-id":["10.1145\/3587480"],"URL":"https:\/\/doi.org\/10.1145\/3587480","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2023,7,19]]},"assertion":[{"value":"2022-03-17","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-02-20","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-07-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}