{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:23:04Z","timestamp":1759332184770,"version":"3.41.0"},"reference-count":64,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2023,5,13]],"date-time":"2023-05-13T00:00:00Z","timestamp":1683936000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation and ONR","award":["CNS 18-15891, CNS 19-32529, CCF-2008799 and N00014-17-1-2783"],"award-info":[{"award-number":["CNS 18-15891, CNS 19-32529, CCF-2008799 and N00014-17-1-2783"]}]},{"name":"Red Hat Research program"},{"name":"Alexander von Humboldt Professorship endowed by the German Federal Ministry of Education and Research"},{"name":"Funda\u00e7\u00e3o de Desenvolvimento da Pesquisa - Fundep","award":["Rota 2030\/Linha V 27192.02.01\/2020.09-00"],"award-info":[{"award-number":["Rota 2030\/Linha V 27192.02.01\/2020.09-00"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2023,5,31]]},"abstract":"<jats:p>Newly emerging multiprocessor system-on-a-chip (MPSoC) platforms provide hard processing cores with programmable logic (PL) for high-performance computing applications. In this article, we take a deep look into these commercially available heterogeneous platforms and show how to design mixed-criticality applications such that different processing components can be isolated to avoid contention on the shared resources such as last-level cache and main memory.<\/jats:p>\n          <jats:p>\n            Our approach involves software\/hardware co-design to achieve isolation between the different criticality domains. At the hardware level, we use a scratchpad memory (SPM) with dedicated interfaces inside the PL to avoid conflicts in the main memory. At the software level, we employ a hypervisor to support cache-coloring such that conflicts at the shared L2 cache can be avoided. In order to move the tasks in\/out of the SPM memory, we rely on a DMA engine and propose a new CPU-DMA co-scheduling policy, called\u00a0\n            <jats:italic>Lazy Load<\/jats:italic>\n            , for which we also derive the response time analysis. The results of a case study on image processing demonstrate that the contention on the shared memory subsystem can be avoided when running with our proposed architecture. Moreover, comprehensive schedulability evaluations show that the newly proposed\n            <jats:italic>Lazy Load<\/jats:italic>\n            policy outperforms the existing CPU-DMA scheduling approaches and is effective in mitigating the main memory interference in our proposed architecture.\n          <\/jats:p>","DOI":"10.1145\/3587694","type":"journal-article","created":{"date-parts":[[2023,3,14]],"date-time":"2023-03-14T12:15:52Z","timestamp":1678796152000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Lazy Load Scheduling for Mixed-criticality Applications in Heterogeneous MPSoCs"],"prefix":"10.1145","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0822-4976","authenticated-orcid":false,"given":"Tomasz","family":"Kloda","sequence":"first","affiliation":[{"name":"LAAS-CNRS, Universit\u00e9 de Toulouse, INSA, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9747-2386","authenticated-orcid":false,"given":"Giovani","family":"Gracioli","sequence":"additional","affiliation":[{"name":"Federal University of Santa Catarina, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5406-9829","authenticated-orcid":false,"given":"Rohan","family":"Tabish","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0945-1671","authenticated-orcid":false,"given":"Reza","family":"Mirosanlou","sequence":"additional","affiliation":[{"name":"University of Waterloo, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3558-5216","authenticated-orcid":false,"given":"Renato","family":"Mancuso","sequence":"additional","affiliation":[{"name":"Boston University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7331-804X","authenticated-orcid":false,"given":"Rodolfo","family":"Pellizzoni","sequence":"additional","affiliation":[{"name":"University of Waterloo, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2328-044X","authenticated-orcid":false,"given":"Marco","family":"Caccamo","sequence":"additional","affiliation":[{"name":"Technical University of Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,5,13]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.042"},{"key":"e_1_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2018.00022"},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2016.14"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-005-0507-9"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28293-5_9"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.38"},{"key":"e_1_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTEST.2015.7369851"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3131347"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218640"},{"key":"e_1_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3398665"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-007-9012-7"},{"key":"e_1_3_2_13_2","volume-title":"Embedded Real-time Software (ERTS\u201914)","author":"Durrieu Guy","year":"2014","unstructured":"Guy Durrieu, Madeleine Faug\u00e8re, Sylvain Girbal, Daniel Gracia P\u00e9rez, Claire Pagetti, and Wolfgang Puffitsch. 2014. Predictable flight management system implementation on a multicore processor. In Embedded Real-time Software (ERTS\u201914). https:\/\/hal.archives-ouvertes.fr\/hal-01121700."},{"key":"e_1_3_2_14_2","unstructured":"Evidence. 2020. Erika Enterprise RTOS v3. http:\/\/www.erika-enterprise.com\/."},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342066"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830555"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0114"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2019.27"},{"key":"e_1_3_2_19_2","unstructured":"Heechul Yun. 2019. Latency and Bandwidth Utilities. https:\/\/github.com\/heechul\/misc."},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2021.2"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"e_1_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3092946"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461323"},{"key":"e_1_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00009"},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1990.128748"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"e_1_3_2_28_2","first-page":"1","volume-title":"Proceedings of the Workshop on Industry-driven Approaches for Cost-effective Certification of Safety-critical, Mixed-criticality Systems (WICERT\u201913)","author":"Mac\u00edas M\u00e9ndez Miguel","year":"2013","unstructured":"M\u00e9ndez Miguel Mac\u00edas, Jos\u00e9 L. Gutierrez, David Fern\u00e1ndez, and Javier D\u00edaz. 2013. Open platform for mixed-criticality applications. In Proceedings of the Workshop on Industry-driven Approaches for Cost-effective Certification of Safety-critical, Mixed-criticality Systems (WICERT\u201913). 1\u20137. http:\/\/atcproyectos.ugr.es\/wicert\/downloads\/wicert_papers\/wicert2013_submission_8.pdf."},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"e_1_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1016\/J.PARCO.2018.11.002"},{"key":"e_1_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/2834848.2834854"},{"key":"e_1_3_2_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2018.8352429"},{"key":"e_1_3_2_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3229631.3229642"},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2015.108"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"e_1_3_2_36_2","volume-title":"Proceedings of the 13th Annual Workshop on Operating Systems Platforms for Embedded Real-time Applications (OSPERT\u201917)","author":"Ramsauer Ralf","year":"2017","unstructured":"Ralf Ramsauer, Jan Kiszka, Daniel Lohmann, and Wolfgang Mauerer. 2017. Look mum, no VM exits! (Almost). In Proceedings of the 13th Annual Workshop on Operating Systems Platforms for Embedded Real-time Applications (OSPERT\u201917). http:\/\/arxiv.org\/abs\/1705.06932."},{"key":"e_1_3_2_37_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2019.7"},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS55097.2022.00038"},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.48786\/edbt.2023.06"},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.00006"},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1145\/3126496"},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2019.25"},{"key":"e_1_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2020.1"},{"key":"e_1_3_2_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS49844.2020.00039"},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-022-09382-x"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS46320.2019.00032"},{"key":"e_1_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2019.4"},{"key":"e_1_3_2_48_2","unstructured":"The KITTI Vision Benchmark Suite. 2020. KITTI. http:\/\/www.cvlibs.net\/datasets\/kitti\/."},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461321"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-019-09340-0"},{"key":"e_1_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461361"},{"key":"e_1_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"e_1_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.26"},{"key":"e_1_3_2_54_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925992"},{"key":"e_1_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.19"},{"key":"e_1_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/2523070"},{"key":"e_1_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2012.54"},{"key":"e_1_3_2_58_2","unstructured":"Xilinx. 2019. Zynq UltraScale+ Device - Technical Reference Manual. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug1085-zynq-ultrascale-trm.pdf."},{"key":"e_1_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.15"},{"key":"e_1_3_2_60_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9158-9"},{"key":"e_1_3_2_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2500572"},{"key":"e_1_3_2_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.026"},{"key":"e_1_3_2_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"e_1_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531079"},{"key":"e_1_3_2_65_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2869094"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3587694","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3587694","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T18:07:59Z","timestamp":1750183679000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3587694"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,13]]},"references-count":64,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,5,31]]}},"alternative-id":["10.1145\/3587694"],"URL":"https:\/\/doi.org\/10.1145\/3587694","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2023,5,13]]},"assertion":[{"value":"2021-11-22","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-03-04","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}