{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:12:56Z","timestamp":1750219976645,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T00:00:00Z","timestamp":1690848000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"EC Horizon 2020 Framework Programme","award":["945539"],"award-info":[{"award-number":["945539"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,8]]},"DOI":"10.1145\/3589737.3605969","type":"proceedings-article","created":{"date-parts":[[2023,8,28]],"date-time":"2023-08-28T16:00:57Z","timestamp":1693238457000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A High-Throughput Low-Latency Interface Board for SpiNNaker-in-the-loop Real-Time Systems"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-1644-2740","authenticated-orcid":false,"given":"Juan Pablo","family":"Romero Bermudez","sequence":"first","affiliation":[{"name":"Royal Institute of Technology, Stockholm, Sweden"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6113-3929","authenticated-orcid":false,"given":"Luis A.","family":"Plana","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2646-8520","authenticated-orcid":false,"given":"Andrew","family":"Rowley","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5719-1547","authenticated-orcid":false,"given":"Mikael","family":"Hessel","sequence":"additional","affiliation":[{"name":"Royal Institute of Technology, Stockholm, Sweden"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6012-7415","authenticated-orcid":false,"given":"Jens E.","family":"Pedersen","sequence":"additional","affiliation":[{"name":"Royal Institute of Technology, Stockholm, Sweden"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6524-3367","authenticated-orcid":false,"given":"Steve","family":"Furber","sequence":"additional","affiliation":[{"name":"The University of Manchester, Manchester, United Kingdom"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5998-9640","authenticated-orcid":false,"given":"Jorg","family":"Conradt","sequence":"additional","affiliation":[{"name":"Royal Institute of Technology, Stockholm, Sweden"}]}],"member":"320","published-online":{"date-parts":[[2023,8,28]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Laurent Udo Perrinet, and Pierre Yger","author":"Davison Andrew P.","year":"2008","unstructured":"Andrew P. Davison , Daniel Br\u00fcderle , Jochen M. Eppler , Jens Kremkow , Eilif B. M\u00fcller , Dejan Pecevski , Laurent Udo Perrinet, and Pierre Yger . 2008 . PyNN: A Common Interface for Neuronal Network Simulators. Frontiers in Neuroinformatics 2 (2008). Andrew P. Davison, Daniel Br\u00fcderle, Jochen M. Eppler, Jens Kremkow, Eilif B. M\u00fcller, Dejan Pecevski, Laurent Udo Perrinet, and Pierre Yger. 2008. PyNN: A Common Interface for Neuronal Network Simulators. Frontiers in Neuroinformatics 2 (2008)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40728-4_59"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2008.4634199"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3584954.3584997"},{"key":"e_1_3_2_1_5_1","volume-title":"Plana and Steve Furber","author":"Luis","year":"2017","unstructured":"Luis A. Plana and Steve Furber . 2017 . Interfacing AER devices to SpiNNaker using an FPGA. https:\/\/spinnakermanchester.github.io\/docs\/fpga_aer\/ Luis A. Plana and Steve Furber. 2017. Interfacing AER devices to SpiNNaker using an FPGA. https:\/\/spinnakermanchester.github.io\/docs\/fpga_aer\/"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2991038"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00816"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2019.00231"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.36227\/techrxiv.20703226.v2"}],"event":{"name":"ICONS '23: 2023 International Conference on Neuromorphic Systems","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Santa Fe NM USA","acronym":"ICONS '23"},"container-title":["Proceedings of the 2023 International Conference on Neuromorphic Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3589737.3605969","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3589737.3605969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:21Z","timestamp":1750182561000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3589737.3605969"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8]]},"references-count":9,"alternative-id":["10.1145\/3589737.3605969","10.1145\/3589737"],"URL":"https:\/\/doi.org\/10.1145\/3589737.3605969","relation":{},"subject":[],"published":{"date-parts":[[2023,8]]},"assertion":[{"value":"2023-08-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}