{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:41:24Z","timestamp":1768030884669,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T00:00:00Z","timestamp":1687737600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100010662","name":"H2020 Excellent Science","doi-asserted-by":"publisher","award":["801015"],"award-info":[{"award-number":["801015"]}],"id":[{"id":"10.13039\/100010662","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","award":["757858"],"award-info":[{"award-number":["757858"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,26]]},"DOI":"10.1145\/3592979.3593419","type":"proceedings-article","created":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T17:27:18Z","timestamp":1687800438000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["FPGA Acceleration for HPC Supercapacitor Simulations"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1572-2148","authenticated-orcid":false,"given":"Charles","family":"Prouveur","sequence":"first","affiliation":[{"name":"Universit\u00e9 Paris-Saclay, UVSQ, Inria, CNRS, CEA, Maison de la Simulation, Gif-Sur-Yvette, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7965-1399","authenticated-orcid":false,"given":"Matthieu","family":"Haefele","sequence":"additional","affiliation":[{"name":"Universite de Pau et des Pays de l'Adour, E2S UPPA, CNRS, LMAP, Pau, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5088-0267","authenticated-orcid":false,"given":"Tobias","family":"Kenter","sequence":"additional","affiliation":[{"name":"Paderborn Center for Parallel Computing and Department of Computer Science, Paderborn University, Paderborn, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7466-4545","authenticated-orcid":false,"given":"Nils","family":"Voss","sequence":"additional","affiliation":[{"name":"Imperial College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,6,26]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.34"},{"key":"e_1_3_2_1_3_1","volume-title":"The EnergyScope general information site. https:\/\/www.linkedin.com\/company\/energy-scope\/. [Online","year":"2022","unstructured":"EnergyScope. 2022. The EnergyScope general information site. https:\/\/www.linkedin.com\/company\/energy-scope\/. [Online ; accessed 8- December - 2022 ]. EnergyScope. 2022. The EnergyScope general information site. https:\/\/www.linkedin.com\/company\/energy-scope\/. [Online; accessed 8-December-2022]."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.9"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.21105\/joss.02373"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cplett.2010.10.010"},{"key":"e_1_3_2_1_7_1","volume-title":"A tool to measure the energy profile of HPC&AI applications. https:\/\/jcad2021.sciencesconf.org\/data\/Herve_Mathieu_energy_scope.pdf. [Online","author":"Herv\u00e9 MATHIEU.","year":"2022","unstructured":"Herv\u00e9 MATHIEU. 2021. A tool to measure the energy profile of HPC&AI applications. https:\/\/jcad2021.sciencesconf.org\/data\/Herve_Mathieu_energy_scope.pdf. [Online ; accessed 8- December - 2022 ]. Herv\u00e9 MATHIEU. 2021. A tool to measure the energy profile of HPC&AI applications. https:\/\/jcad2021.sciencesconf.org\/data\/Herve_Mathieu_energy_scope.pdf. [Online; accessed 8-December-2022]."},{"key":"e_1_3_2_1_8_1","volume-title":"To respond to the energy emergency, in particular with EnergyScope. https:\/\/jsmcia2022.sciencesconf.org\/data\/program\/20221021_energyscope_jsmcia2022.pdf. [Online","author":"Herv\u00e9 MATHIEU.","year":"2022","unstructured":"Herv\u00e9 MATHIEU. 2022. To respond to the energy emergency, in particular with EnergyScope. https:\/\/jsmcia2022.sciencesconf.org\/data\/program\/20221021_energyscope_jsmcia2022.pdf. [Online ; accessed 8- December - 2022 ]. Herv\u00e9 MATHIEU. 2022. To respond to the energy emergency, in particular with EnergyScope. https:\/\/jsmcia2022.sciencesconf.org\/data\/program\/20221021_energyscope_jsmcia2022.pdf. [Online; accessed 8-December-2022]."},{"key":"e_1_3_2_1_9_1","unstructured":"Intel. 2022. FPGA Optimization Guide for Intel oneAPI Toolkits (Rev. 13). https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/oneapi-dpcpp-fpga-optimization-guide.pdf.  Intel. 2022. FPGA Optimization Guide for Intel oneAPI Toolkits (Rev. 13). https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/oneapi-dpcpp-fpga-optimization-guide.pdf."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547586"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2011.5963962"},{"key":"e_1_3_2_1_12_1","volume-title":"Proc. Int. Workshop on FPGAs for Software Programmers (FSP), collocated with Int. Conf. on Field Programmable Logic and Applications (FPL).","author":"Kenter Tobias","year":"2019","unstructured":"Tobias Kenter . 2019 . Invited Tutorial: OpenCL design flows for Intel and Xilinx FPGAs: Using common design patterns and dealing with vendor-specific differences . In Proc. Int. Workshop on FPGAs for Software Programmers (FSP), collocated with Int. Conf. on Field Programmable Logic and Applications (FPL). Tobias Kenter. 2019. Invited Tutorial: OpenCL design flows for Intel and Xilinx FPGAs: Using common design patterns and dealing with vendor-specific differences. In Proc. Int. Workshop on FPGAs for Software Programmers (FSP), collocated with Int. Conf. on Field Programmable Logic and Applications (FPL)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3468267.3470617"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ensm.2018.11.022"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3491235"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2464084"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1021\/acs.jctc.9b01284"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1186\/s12859-018-2505-7"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862656"},{"key":"e_1_3_2_1_20_1","volume-title":"13th International Symposium on High-Level Parallel Programming and Applications. 114--133","author":"Tsunashima Ryuta","year":"2020","unstructured":"Ryuta Tsunashima , Ryohei Kobayashi , Norihisa Fujita , Taisuke Boku , Seyong Lee , Jeffrey S. Vetter , Hitoshi Murai , and Masahiro Nakao . 2020 . OpenACC unified programming environment for GPU and FPGA multi-hybrid acceleration . In 13th International Symposium on High-Level Parallel Programming and Applications. 114--133 . Ryuta Tsunashima, Ryohei Kobayashi, Norihisa Fujita, Taisuke Boku, Seyong Lee, Jeffrey S. Vetter, Hitoshi Murai, and Masahiro Nakao. 2020. OpenACC unified programming environment for GPU and FPGA multi-hybrid acceleration. In 13th International Symposium on High-Level Parallel Programming and Applications. 114--133."},{"key":"e_1_3_2_1_21_1","volume-title":"Convolutional Neural Networks on Dataflow Engines. In IEEE International Conference on Computer Design.","author":"Voss Nils","year":"2017","unstructured":"Nils Voss , Marco Bacis , Oskar Mencer , Georgi Gaydadjiev , and Wayne Luk . 2017 . Convolutional Neural Networks on Dataflow Engines. In IEEE International Conference on Computer Design. Nils Voss, Marco Bacis, Oskar Mencer, Georgi Gaydadjiev, and Wayne Luk. 2017. Convolutional Neural Networks on Dataflow Engines. In IEEE International Conference on Computer Design."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3436995"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW52791.2021.00064"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC49654.2021.9622838"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00024"}],"event":{"name":"PASC '23: Platform for Advanced Scientific Computing Conference","location":"Davos Switzerland","acronym":"PASC '23","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","ETH Zurich \/ CSCS"]},"container-title":["Proceedings of the Platform for Advanced Scientific Computing Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3592979.3593419","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3592979.3593419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:18Z","timestamp":1750182558000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3592979.3593419"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,26]]},"references-count":24,"alternative-id":["10.1145\/3592979.3593419","10.1145\/3592979"],"URL":"https:\/\/doi.org\/10.1145\/3592979.3593419","relation":{},"subject":[],"published":{"date-parts":[[2023,6,26]]},"assertion":[{"value":"2023-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}