{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:07:44Z","timestamp":1774631264096,"version":"3.50.1"},"reference-count":90,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2023,9,1]],"date-time":"2023-09-01T00:00:00Z","timestamp":1693526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"CRISP Program"},{"name":"CDSC Industrial Partnership Program"},{"name":"Xilinx Adaptive Compute Clusters Program"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2023,12,31]]},"abstract":"<jats:p>Field-programmable gate arrays (FPGAs) require a much longer compilation cycle than conventional computing platforms such as CPUs. In this article, we shorten the overall compilation time by co-optimizing the HLS compilation (C-to-RTL) and the back-end physical implementation (RTL-to-bitstream). We propose a split compilation approach based on the pipelining flexibility at the HLS level, which allows us to partition designs for parallel placement and routing. We outline a number of technical challenges and address them by breaking the conventional boundaries between different stages of the traditional FPGA tool flow and reorganizing them to achieve a fast end-to-end compilation.<\/jats:p>\n          <jats:p>Our research produces RapidStream, a parallelized and physical-integrated compilation framework that takes in a latency-insensitive program in C\/C++ and generates a fully placed and routed implementation. We present two approaches. The first approach (RapidStream 1.0) resolves inter-partition routing conflicts at the end when separate partitions are stitched together. When tested on the Xilinx U250 FPGA with a set of realistic HLS designs, RapidStream achieves a 5 to 7\u00d7 reduction in compile time and up to 1.3\u00d7 increase in frequency when compared with a commercial off-the-shelf toolchain. In addition, we provide preliminary results using a customized open-source router to reduce the compile time up to an order of magnitude in cases with lower performance requirements. The second approach (RapidStream 2.0) prevents routing conflicts using virtual pins. Testing on Xilinx U280 FPGA, we observed 5 to 7\u00d7 compile time reduction and 1.3\u00d7 frequency increase.<\/jats:p>","DOI":"10.1145\/3593025","type":"journal-article","created":{"date-parts":[[2023,4,26]],"date-time":"2023-04-26T11:46:13Z","timestamp":1682509573000},"page":"1-30","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["RapidStream 2.0: Automated Parallel Implementation of Latency\u2013Insensitive FPGA Designs Through Partial Reconfiguration"],"prefix":"10.1145","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0705-9510","authenticated-orcid":false,"given":"Licheng","family":"Guo","sequence":"first","affiliation":[{"name":"University of California Los Angeles, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5838-1772","authenticated-orcid":false,"given":"Pongstorn","family":"Maidee","sequence":"additional","affiliation":[{"name":"AMD, Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5879-6142","authenticated-orcid":false,"given":"Yun","family":"Zhou","sequence":"additional","affiliation":[{"name":"Ghent University, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8091-0973","authenticated-orcid":false,"given":"Chris","family":"Lavin","sequence":"additional","affiliation":[{"name":"AMD, Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7670-116X","authenticated-orcid":false,"given":"Eddie","family":"Hung","sequence":"additional","affiliation":[{"name":"AMD, Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9887-5109","authenticated-orcid":false,"given":"Wuxi","family":"Li","sequence":"additional","affiliation":[{"name":"AMD, Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0751-8227","authenticated-orcid":false,"given":"Jason","family":"Lau","sequence":"additional","affiliation":[{"name":"University of California Los Angeles, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1946-2021","authenticated-orcid":false,"given":"Weikang","family":"Qiao","sequence":"additional","affiliation":[{"name":"University of California Los Angeles, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5885-0425","authenticated-orcid":false,"given":"Yuze","family":"Chi","sequence":"additional","affiliation":[{"name":"University of California Los Angeles, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7450-2842","authenticated-orcid":false,"given":"Linghao","family":"Song","sequence":"additional","affiliation":[{"name":"University of California Los Angeles, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3749-2729","authenticated-orcid":false,"given":"Yuanlong","family":"Xiao","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2229-4911","authenticated-orcid":false,"given":"Alireza","family":"Kaviani","sequence":"additional","affiliation":[{"name":"AMD, Inc., USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0778-0308","authenticated-orcid":false,"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[{"name":"Cornell University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2887-6963","authenticated-orcid":false,"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California Los Angeles, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,9]]},"reference":[{"key":"e_1_3_3_2_2","first-page":"178","volume-title":"2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines","author":"An Matthew","year":"2014","unstructured":"Matthew An, J. Gregory Steffan, and Vaughn Betz. 2014. Speeding up FPGA placement: Parallel algorithms and methods. In 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 178\u2013185."},{"key":"e_1_3_3_3_2","first-page":"284","volume-title":"Proceedings of the 14th Design Automation Conference","author":"Breuer Melvin A.","year":"1977","unstructured":"Melvin A. Breuer. 1977. A class of min-cut placement algorithms. In Proceedings of the 14th Design Automation Conference. 284\u2013290."},{"key":"e_1_3_3_4_2","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/FCCM.2011.25","volume-title":"2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines","author":"Capalija Davor","year":"2011","unstructured":"Davor Capalija and Tarek S. Abdelrahman. 2011. Towards synthesis-free JIT compilation to commodity FPGAs. In 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 202\u2013205."},{"key":"e_1_3_3_5_2","first-page":"1","volume-title":"2013 23rd International Conference on Field Programmable Logic and Applications","author":"Capalija Davor","year":"2013","unstructured":"Davor Capalija and Tarek S. Abdelrahman. 2013. A high-performance overlay architecture for pipelined execution of data flow graphs. In 2013 23rd International Conference on Field Programmable Logic and Applications. IEEE, 1\u20138."},{"issue":"9","key":"e_1_3_3_6_2","doi-asserted-by":"crossref","first-page":"1059","DOI":"10.1109\/43.945302","article-title":"Theory of latency-insensitive design","volume":"20","author":"Carloni Luca P.","year":"2001","unstructured":"Luca P. Carloni, Kenneth L. McMillan, and Alberto L. Sangiovanni-Vincentelli. 2001. Theory of latency-insensitive design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20, 9 (2001), 1059\u20131076.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_3_7_2","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1145\/1055137.1055177","volume-title":"Proceedings of the 2005 International Symposium on Physical Design","author":"Chan Tony","year":"2005","unstructured":"Tony Chan, Jason Cong, and Kenton Sze. 2005. Multilevel generalized force-directed method for circuit placement. In Proceedings of the 2005 International Symposium on Physical Design. 185\u2013192."},{"key":"e_1_3_3_8_2","unstructured":"Chandra Chekuri. 2010. (2010). Retrieved from https:\/\/courses.engr.illinois.edu\/cs598csc\/sp2010\/Lectures\/Lecture11.pdf."},{"key":"e_1_3_3_9_2","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1145\/3431920.3439290","volume-title":"The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Chen Xinyu","year":"2021","unstructured":"Xinyu Chen, Hongshi Tan, Yao Chen, Bingsheng He, Weng-Fai Wong, and Deming Chen. 2021. ThunderGP: HLS-based graph processing framework on FPGAs. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 69\u201380."},{"key":"e_1_3_3_10_2","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1145\/3373087.3375297","volume-title":"Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Cheng Jianyi","year":"2020","unstructured":"Jianyi Cheng, Lana Josipovic, George A. Constantinides, Paolo Ienne, and John Wickerson. 2020. Combining dynamic & static scheduling in high-level synthesis. In Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 288\u2013298."},{"key":"e_1_3_3_11_2","article-title":"DASS: Combining dynamic and static scheduling in high-level synthesis","author":"Cheng Jianyi","year":"2021","unstructured":"Jianyi Cheng, Lana Josipovi\u0107, George A. Constantinides, Paolo Ienne, and John Wickerson. 2021. DASS: Combining dynamic and static scheduling in high-level synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2021).","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_3_12_2","first-page":"1","volume-title":"2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201918)","author":"Chi Yuze","year":"2018","unstructured":"Yuze Chi, Jason Cong, Peng Wei, and Peipei Zhou. 2018. SODA: Stencil with optimized dataflow architecture. In 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201918). IEEE, 1\u20138."},{"key":"e_1_3_3_13_2","volume-title":"Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Chi Yuze","year":"2022","unstructured":"Yuze Chi, Licheng Guo, and Jason Cong. 2022. Accelerating SSSP for power-law graphs. In Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays."},{"key":"e_1_3_3_14_2","first-page":"204","volume-title":"2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201921)","author":"Chi Yuze","year":"2021","unstructured":"Yuze Chi, Licheng Guo, Jason Lau, Young-kyu Choi, Jie Wang, and Jason Cong. 2021. Extending high-level synthesis for task-parallel programs. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201921). IEEE, 204\u2013213."},{"issue":"1","key":"e_1_3_3_15_2","first-page":"74","article-title":"Democratizing domain-specific computing","volume":"66","author":"Chi Yuze","year":"2022","unstructured":"Yuze Chi, Weikang Qiao, Atefeh Sohrabizadeh, Jie Wang, and Jason Cong. 2022. Democratizing domain-specific computing. Commun. ACM 66, 1 (2022), 74\u201385.","journal-title":"Commun. ACM"},{"key":"e_1_3_3_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/3530775"},{"key":"e_1_3_3_17_2","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/FCCM.2018.00028","volume-title":"2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201918)","author":"Cong Jason","year":"2018","unstructured":"Jason Cong, Peng Wei, Cody Hao Yu, and Peipei Zhou. 2018. Latte: Locality aware transformation for high-level synthesis. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201918). IEEE, 125\u2013128."},{"key":"e_1_3_3_18_2","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1145\/1687399.1687525","volume-title":"2009 IEEE\/ACM International Conference on Computer-Aided Design-Digest of Technical Papers","author":"Cong Jason","year":"2009","unstructured":"Jason Cong and Yi Zou. 2009. Parallel multi-level analytical global placement on graphics processing units. In 2009 IEEE\/ACM International Conference on Computer-Aided Design-Digest of Technical Papers. IEEE, 681\u2013688."},{"key":"e_1_3_3_19_2","first-page":"13","volume-title":"Proceedings of the 8th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis","author":"Coole James","year":"2010","unstructured":"James Coole and Greg Stitt. 2010. Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing. In Proceedings of the 8th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis. 13\u201322."},{"key":"e_1_3_3_20_2","first-page":"275","volume-title":"Proceedings of the 8th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis","author":"Coole James","year":"2012","unstructured":"James Coole and Greg Stitt. 2012. BPR: Fast FPGA placement and routing using macroblocks. In Proceedings of the 8th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis. 275\u2013284."},{"key":"e_1_3_3_21_2","first-page":"135","volume-title":"1994 International Conference on Parallel Processing","volume":"3","author":"De Kaushik","year":"1994","unstructured":"Kaushik De and Prithviraj Banerjee. 1994. Parallel logic synthesis using partitioning. In 1994 International Conference on Parallel Processing, Vol. 3. IEEE, 135\u2013142."},{"key":"e_1_3_3_22_2","first-page":"579","volume-title":"Proceedings of 9th International Parallel Processing Symposium","author":"De Kaushik","year":"1995","unstructured":"Kaushik De, L. A. Chandy, Sumit Roy, Steven Parkes, and Prithviraj Banerjee. 1995. Parallel algorithms for logic synthesis using the MIS approach. In Proceedings of 9th International Parallel Processing Symposium. IEEE, 579\u2013585."},{"key":"e_1_3_3_23_2","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/FPL.2019.00070","volume-title":"2019 29th International Conference on Field Programmable Logic and Applications (FPL\u201919)","author":"Dhar Shounak","year":"2019","unstructured":"Shounak Dhar, Love Singhal, Mahesh Iyer, and David Pan. 2019. FPGA accelerated FPGA placement. In 2019 29th International Conference on Field Programmable Logic and Applications (FPL\u201919). 404\u2013410."},{"key":"e_1_3_3_24_2","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1109\/FPT.2009.5377666","volume-title":"2009 International Conference on Field-Programmable Technology","author":"Dong Xiao","year":"2009","unstructured":"Xiao Dong and Guy G. F. Lemieux. 2009. PGR: Period and glitch reduction via clock skew scheduling, delay padding and GlitchLess. In 2009 International Conference on Field-Programmable Technology. IEEE, 88\u201395."},{"issue":"1","key":"e_1_3_3_25_2","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/TCAD.1985.1270101","article-title":"A procedure for placement of standard cell VLSI circuits","volume":"4","author":"Dunlop Alfred E.","year":"1985","unstructured":"Alfred E. Dunlop, Brian W. Kernighan, et\u00a0al. 1985. A procedure for placement of standard cell VLSI circuits. IEEE Transactions on Computer-Aided Design 4, 1 (1985), 92\u201398.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"7","key":"e_1_3_3_26_2","doi-asserted-by":"crossref","first-page":"945","DOI":"10.1109\/12.55696","article-title":"Clock skew optimization","volume":"39","author":"Fishburn John P.","year":"1990","unstructured":"John P. Fishburn. 1990. Clock skew optimization. IEEE Transactions on Computers 39, 7 (1990), 945\u2013951.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_3_27_2","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1145\/3289602.3293906","volume-title":"Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Gaide Brian","year":"2019","unstructured":"Brian Gaide, Dinesh Gaitonde, Chirag Ravishankar, and Trevor Bauer. 2019. Xilinx adaptive compute acceleration platform: VersalTM architecture. In Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 84\u201393."},{"key":"e_1_3_3_28_2","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/FPT.2014.7082746","volume-title":"2014 International Conference on Field-Programmable Technology (FPT\u201914)","author":"Gort Marcel","year":"2014","unstructured":"Marcel Gort and Jason Anderson. 2014. Design re-use for compile time reduction in FPGA high-level synthesis flows. In 2014 International Conference on Field-Programmable Technology (FPT\u201914). IEEE, 4\u201311."},{"key":"e_1_3_3_29_2","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/FPT.2010.5681758","volume-title":"2010 International Conference on Field-Programmable Technology","author":"Gort Marcel","year":"2010","unstructured":"Marcel Gort and Jason H. Anderson. 2010. Deterministic multi-core parallel routing for FPGAs. In 2010 International Conference on Field-Programmable Technology. IEEE, 78\u201386."},{"issue":"1","key":"e_1_3_3_30_2","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/TCAD.2011.2165715","article-title":"Accelerating FPGA routing through parallelization and engineering enhancements special section on PAR-CAD 2010","volume":"31","author":"Gort Marcel","year":"2011","unstructured":"Marcel Gort and Jason H. Anderson. 2011. Accelerating FPGA routing through parallelization and engineering enhancements special section on PAR-CAD 2010. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 1 (2011), 61\u201374.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_3_31_2","first-page":"81","volume-title":"The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Guo Licheng","year":"2021","unstructured":"Licheng Guo, Yuze Chi, Jie Wang, Jason Lau, Weikang Qiao, Ecenur Ustun, Zhiru Zhang, and Jason Cong. 2021. AutoBridge: Coupling coarse-grained floorplanning and pipelining for high-frequency HLS design on multi-die FPGAs. In The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 81\u201392."},{"key":"e_1_3_3_32_2","first-page":"1","volume-title":"2020 57th ACM\/IEEE Design Automation Conference (DAC\u201920)","author":"Guo Licheng","year":"2020","unstructured":"Licheng Guo, Jason Lau, Yuze Chi, Jie Wang, Cody Hao Yu, Zhe Chen, Zhiru Zhang, and Jason Cong. 2020. Analysis and optimization of the implicit broadcasts in FPGA HLS to improve maximum frequency. In 2020 57th ACM\/IEEE Design Automation Conference (DAC\u201920). 1\u20136. 10.1109\/DAC18072.2020.9218718"},{"key":"e_1_3_3_33_2","first-page":"1","volume-title":"Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Guo Licheng","year":"2022","unstructured":"Licheng Guo, Pongstorn Maidee, Yun Zhou, Chris Lavin, Jie Wang, Yuze Chi, Weikang Qiao, Alireza Kaviani, Zhiru Zhang, and Jason Cong. 2022. RapidStream: Parallel physical implementation of FPGA HLS designs. In Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 1\u201312."},{"key":"e_1_3_3_34_2","first-page":"67","volume-title":"Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\u201918)","author":"Hoo Chin Hau","year":"2018","unstructured":"Chin Hau Hoo and Akash Kumar. 2018. ParaDRo: A parallel deterministic router based on spatial partitioning and scheduling. In Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\u201918). Association for Computing Machinery, New York, NY, USA, 67\u201376. 10.1145\/3174243.3174246"},{"key":"e_1_3_3_35_2","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/FPT.2012.6412110","volume-title":"2012 International Conference on Field-Programmable Technology","author":"Huan Yutian","year":"2012","unstructured":"Yutian Huan and Andr\u00e9 DeHon. 2012. FPGA optimized packet-switched NoC using split and merge primitives. In 2012 International Conference on Field-Programmable Technology. IEEE, 47\u201352."},{"key":"e_1_3_3_36_2","first-page":"1628","volume-title":"2016 Design, Automation & Test in Europe Conference & Exhibition (DATE\u201916)","author":"Jain Abhishek Kumar","year":"2016","unstructured":"Abhishek Kumar Jain, Douglas L. Maskell, and Suhaib A. Fahmy. 2016. Throughput oriented FPGA overlays using DSP blocks. In 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE\u201916). IEEE, 1628\u20131633."},{"issue":"1","key":"e_1_3_3_37_2","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/s11265-014-0884-1","article-title":"Virtualized execution and management of hardware tasks on a hybrid ARM-FPGA platform","volume":"77","author":"Jain Abhishek Kumar","year":"2014","unstructured":"Abhishek Kumar Jain, Khoa Dang Pham, Jin Cui, Suhaib A. Fahmy, and Douglas L. Maskell. 2014. Virtualized execution and management of hardware tasks on a hybrid ARM-FPGA platform. Journal of Signal Processing Systems 77, 1 (2014), 61\u201376.","journal-title":"Journal of Signal Processing Systems"},{"key":"e_1_3_3_38_2","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/ASPDAC.2008.4483947","volume-title":"2008 Asia and South Pacific Design Automation Conference","author":"Jiang Wei","year":"2008","unstructured":"Wei Jiang, Zhiru Zhang, Miodrag Potkonjak, and Jason Cong. 2008. Scheduling with integer time budgeting for low-power optimization. In 2008 Asia and South Pacific Design Automation Conference. IEEE, 22\u201327."},{"key":"e_1_3_3_39_2","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1145\/3174243.3174264","volume-title":"Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Josipovi\u0107 Lana","year":"2018","unstructured":"Lana Josipovi\u0107, Radhika Ghosal, and Paolo Ienne. 2018. Dynamically scheduled high-level synthesis. In Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 127\u2013136."},{"key":"e_1_3_3_40_2","first-page":"1","volume-title":"Proceedings of the 35th International Conference on Computer-Aided Design","author":"Kannan Parivallal","year":"2016","unstructured":"Parivallal Kannan and Satish Sivaswamy. 2016. Performance driven routing for modern FPGAs. In Proceedings of the 35th International Conference on Computer-Aided Design. 1\u20136."},{"issue":"2","key":"e_1_3_3_41_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3027486","article-title":"Hoplite: A deflection-routed directional Torus NoC for FPGAs","volume":"10","author":"Kapre Nachiket","year":"2017","unstructured":"Nachiket Kapre and Jan Gray. 2017. Hoplite: A deflection-routed directional Torus NoC for FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 10, 2 (2017), 1\u201324.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"issue":"4","key":"e_1_3_3_42_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3469660","article-title":"Programming and synthesis for software-defined FPGA acceleration: Status and future prospects","volume":"14","author":"Lai Yi-Hsiang","year":"2021","unstructured":"Yi-Hsiang Lai, Ecenur Ustun, Shaojie Xiang, Zhenman Fang, Hongbo Rong, and Zhiru Zhang. 2021. Programming and synthesis for software-defined FPGA acceleration: Status and future prospects. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 14, 4 (2021), 1\u201339.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"e_1_3_3_43_2","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1109\/FCCM.2018.00030","volume-title":"2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201918)","author":"Lavin Chris","year":"2018","unstructured":"Chris Lavin and Alireza Kaviani. 2018. RapidWright: Enabling custom crafted implementations for FPGAs. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201918). IEEE, 133\u2013140."},{"key":"e_1_3_3_44_2","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/FCCM.2011.17","volume-title":"2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines","author":"Lavin Christopher","year":"2011","unstructured":"Christopher Lavin, Marc Padilla, Jaren Lamprecht, Philip Lundrigan, Brent Nelson, and Brad Hutchings. 2011. HMFlow: Accelerating FPGA compilation with hard macros for rapid prototyping. In 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 117\u2013124."},{"issue":"9","key":"e_1_3_3_45_2","doi-asserted-by":"crossref","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","article-title":"Synchronous data flow","volume":"75","author":"Lee Edward A.","year":"1987","unstructured":"Edward A. Lee and David G. Messerschmitt. 1987. Synchronous data flow. Proc. IEEE 75, 9 (1987), 1235\u20131245.","journal-title":"Proc. IEEE"},{"key":"e_1_3_3_46_2","first-page":"922","volume-title":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917)","author":"Li Wuxi","year":"2017","unstructured":"Wuxi Li, Meng Li, Jiajun Wang, and David Z. Pan. 2017. UTPlaceF 3.0: A parallelization framework for modern FPGA global placement. In 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201917). IEEE, 922\u2013928."},{"key":"e_1_3_3_47_2","first-page":"520","volume-title":"2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201915)","author":"Lin Tao","year":"2015","unstructured":"Tao Lin, Chris Chu, and Gang Wu. 2015. POLAR 3.0: An ultrafast global placement engine. In 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201915). IEEE, 520\u2013527."},{"key":"e_1_3_3_48_2","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/1344671.1344676","volume-title":"Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays","author":"Ludwin Adrian","year":"2008","unstructured":"Adrian Ludwin, Vaughn Betz, and Ketan Padalia. 2008. High-quality, deterministic parallel placement for FPGAs on commodity hardware. In Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays. 14\u201323."},{"key":"e_1_3_3_49_2","doi-asserted-by":"crossref","unstructured":"Jason Luu Jeffrey Goeders Michael Wainberg Andrew Somerville Thien Yu Konstantin Nasartschuk Miad Nasr Sen Wang Tim Liu Nooruddin Ahmed Kenneth B. Kent Jason Anderson Jonathan Rose and Vaughn Betz. 2014. VTR 7.0: Next generation architecture and CAD system for FPGAs. ACM Transactions on Reconfigurable Technology and System s 7 2 (2014). 10.1145\/2617593","DOI":"10.1145\/2617593"},{"key":"e_1_3_3_50_2","first-page":"173","volume-title":"Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Ma Sen","year":"2016","unstructured":"Sen Ma, Zeyad Aklah, and David Andrews. 2016. Just in time assembly of accelerators. In Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 173\u2013178."},{"key":"e_1_3_3_51_2","doi-asserted-by":"crossref","first-page":"598","DOI":"10.1145\/775832.775984","volume-title":"Proceedings of the 40th Annual Design Automation Conference","author":"Maidee Pongstorn","year":"2003","unstructured":"Pongstorn Maidee, Cristinel Ababei, and Kia Bazargan. 2003. Fast timing-driven partitioning-based placement for island style FPGAs. In Proceedings of the 40th Annual Design Automation Conference. 598\u2013603."},{"key":"e_1_3_3_52_2","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1109\/ICFPT47387.2019.00028","volume-title":"2019 International Conference on Field-Programmable Technology (ICFPT\u201919)","author":"Maidee Pongstorn","year":"2019","unstructured":"Pongstorn Maidee, Chris Neely, Alireza Kaviani, and Chris Lavin. 2019. An open-source lightweight timing model for RapidWright. In 2019 International Conference on Field-Programmable Technology (ICFPT\u201919). IEEE, 171\u2013178."},{"key":"e_1_3_3_53_2","first-page":"1","volume-title":"2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA\u201917)","author":"Mao Fubing","year":"2017","unstructured":"Fubing Mao, Wei Zhang, Bingsheng He, and Siew-Kei Lam. 2017. Dynamic module partitioning for library based placement on heterogeneous FPGAs. In 2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA\u201917). IEEE, 1\u20136."},{"key":"e_1_3_3_54_2","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1145\/2145694.2145703","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"Papamichael Michael K.","year":"2012","unstructured":"Michael K. Papamichael and James C. Hoe. 2012. CONNECT: Re-examining conventional wisdom for designing NoCs in the context of FPGAs. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. 37\u201346."},{"key":"e_1_3_3_55_2","first-page":"1","volume-title":"2022 International Conference on Field-Programmable Technology (ICFPT\u201922)","author":"Park Dongjoon","year":"2022","unstructured":"Dongjoon Park, Yuanlong Xiao, and Andr\u00e9 DeHon. 2022. Fast and flexible FPGA development using hierarchical partial reconfiguration. In 2022 International Conference on Field-Programmable Technology (ICFPT\u201922). 1\u201310. 10.1109\/ICFPT56656.2022.9974201"},{"key":"e_1_3_3_56_2","first-page":"235","volume-title":"2018 28th International Conference on Field Programmable Logic and Applications (FPL\u201918)","author":"Park Dongjoon","year":"2018","unstructured":"Dongjoon Park, Yuanlong Xiao, Nevo Magnezi, and Andr\u00e9 DeHon. 2018. Case for fast FPGA compilation using partial reconfiguration. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL\u201918). IEEE, 235\u20132353."},{"key":"e_1_3_3_57_2","volume-title":"Customized Computing: Acceleration of Big-Data Applications","author":"Qiao Weikang","year":"2022","unstructured":"Weikang Qiao. 2022. Customized Computing: Acceleration of Big-Data Applications. Ph.D. Dissertation. Universoity of California, Los Angeles."},{"key":"e_1_3_3_58_2","first-page":"1","article-title":"TopSort: A high-performance two-phase sorting accelerator optimized on HBM-Based FPGAs","author":"Qiao Weikang","year":"2022","unstructured":"Weikang Qiao, Licheng Guo, Zhenman Fang, Mau-Chung Frank Chang, and Jason Cong. 2022. TopSort: A high-performance two-phase sorting accelerator optimized on HBM-Based FPGAs. IEEE Transactions on Emerging Topics in Computing (2022), 1\u201315.","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_3_59_2","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/FCCM51124.2021.00020","volume-title":"2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201921)","author":"Qiao Weikang","year":"2021","unstructured":"Weikang Qiao, Jihun Oh, Licheng Guo, Mau-Chung Frank Chang, and Jason Cong. 2021. FANS: FPGA-accelerated near-storage sorting. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201921). IEEE, 106\u2013114."},{"key":"e_1_3_3_60_2","first-page":"282","volume-title":"2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture","author":"Samardzic Nikola","year":"2020","unstructured":"Nikola Samardzic, Weikang Qiao, Vaibhav Aggarwal, Mau-Chung Frank Chang, and Jason Cong. 2020. Bonsai: High-performance adaptive merge tree sorting. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture. IEEE, 282\u2013294."},{"key":"e_1_3_3_61_2","first-page":"118","volume-title":"2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201915)","author":"Shen Minghua","year":"2015","unstructured":"Minghua Shen and Guojie Luo. 2015. Accelerate FPGA routing with parallel recursive partitioning. In 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201915). IEEE, 118\u2013125."},{"key":"e_1_3_3_62_2","article-title":"Serpens: A high bandwidth memory based accelerator for general-purpose sparse matrix-vector multiplication","author":"Song Linghao","year":"2021","unstructured":"Linghao Song, Yuze Chi, Licheng Guo, and Jason Cong. 2021. Serpens: A high bandwidth memory based accelerator for general-purpose sparse matrix-vector multiplication. arXiv preprint arXiv:2111.12555 (2021).","journal-title":"arXiv preprint arXiv:2111.12555"},{"key":"e_1_3_3_63_2","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1145\/3490422.3502357","volume-title":"Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\u201922)","author":"Song Linghao","year":"2022","unstructured":"Linghao Song, Yuze Chi, Atefeh Sohrabizadeh, Young-kyu Choi, Jason Lau, and Jason Cong. 2022. Sextans: A streaming accelerator for general-purpose sparse-matrix dense-matrix multiplication. In Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\u201922). Association for Computing Machinery, New York, NY, USA, 65\u201377. 10.1145\/3490422.3502357"},{"key":"e_1_3_3_64_2","first-page":"1","volume-title":"2017 27th International Conference on Field Programmable Logic and Applications (FPL\u201917)","author":"Stojilovi\u0107 Mirjana","year":"2017","unstructured":"Mirjana Stojilovi\u0107. 2017. Parallel FPGA routing: Survey and challenges. In 2017 27th International Conference on Field Programmable Logic and Applications (FPL\u201917). IEEE, 1\u20138."},{"key":"e_1_3_3_65_2","first-page":"190","volume-title":"Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Tan Mingxing","year":"2015","unstructured":"Mingxing Tan, Steve Dai, Udit Gupta, and Zhiru Zhang. 2015. Mapping-aware constrained scheduling for LUT-based FPGAs. In Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 190\u2013199."},{"key":"e_1_3_3_66_2","first-page":"1","volume-title":"2017 27th International Conference on Field Programmable Logic and Applications (FPL\u201917)","author":"Vipin Kizhepatt","year":"2017","unstructured":"Kizhepatt Vipin, Jan Gray, and Nachiket Kapre. 2017. Enabling partial reconfiguration and low latency routing using segmented FPGA NoCs. In 2017 27th International Conference on Field Programmable Logic and Applications (FPL\u201917). IEEE, 1\u20138."},{"issue":"8","key":"e_1_3_3_67_2","doi-asserted-by":"crossref","first-page":"1706","DOI":"10.1109\/TCAD.2017.2768416","article-title":"A runtime optimization approach for FPGA routing","volume":"37","author":"Wang Dekui","year":"2017","unstructured":"Dekui Wang, Zhenhua Duan, Cong Tian, Bohu Huang, and Nan Zhang. 2017. A runtime optimization approach for FPGA routing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 8 (2017), 1706\u20131710.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_3_68_2","volume-title":"Proceedings of the 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Wang Jie","year":"2021","unstructured":"Jie Wang, Licheng Guo, and Jason Cong. 2021. AutoSA: A polyhedral compiler for high-performance systolic arrays on FPGA. In Proceedings of the 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays."},{"key":"e_1_3_3_69_2","first-page":"1","volume-title":"2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig\u201919)","author":"Wilson David","year":"2019","unstructured":"David Wilson and Greg Stitt. 2019. Seiba: An FPGA overlay-based approach to rapid application development. In 2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig\u201919). IEEE, 1\u20138."},{"key":"e_1_3_3_70_2","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/ICFPT51103.2020.00035","volume-title":"2020 International Conference on Field-Programmable Technology (ICFPT\u201920)","author":"Xiao Yuanlong","year":"2020","unstructured":"Yuanlong Xiao, Syed Tousif Ahmed, and Andr\u00e9 DeHon. 2020. Fast linking of separately-compiled FPGA blocks without a NoC. In 2020 International Conference on Field-Programmable Technology (ICFPT\u201920). IEEE, 196\u2013205."},{"key":"e_1_3_3_71_2","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/3490422.3502335","volume-title":"Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\u201922)","author":"Xiao Yuanlong","year":"2022","unstructured":"Yuanlong Xiao and Andre DeHon. 2022. HiPR: Fast, incremental custom partial reconfiguration for HLS developers. In Proceedings of the 2022 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\u201922). Association for Computing Machinery, New York, NY, USA, 155. 10.1145\/3490422.3502335"},{"key":"e_1_3_3_72_2","first-page":"1","volume-title":"2022 32nd International Conference on Field Programmable Logic and Applications (FPL\u201922)","author":"Xiao Yuanlong","year":"2022","unstructured":"Yuanlong Xiao, Aditya Hota, Dongjoon Park, and AndreD\u0301eHon. 2022. HiPR: High-level partial reconfiguration for fast incremental FPGA compilation. In 2022 32nd International Conference on Field Programmable Logic and Applications (FPL\u201922). IEEE, 1\u20139."},{"key":"e_1_3_3_73_2","doi-asserted-by":"crossref","first-page":"933","DOI":"10.1145\/3503222.3507740","volume-title":"Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Xiao Yuanlong","year":"2022","unstructured":"Yuanlong Xiao, Eric Micallef, Andrew Butt, Matthew Hofmann, Marc Alston, Matthew Goldsmith, Andrew Merczynski-Hait, and Andr\u00e9 DeHon. 2022. PLD: Fast FPGA compilation to make reconfigurable acceleration compatible with modern incremental refinement software development. In Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems. 933\u2013945."},{"key":"e_1_3_3_74_2","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1109\/ICFPT47387.2019.00026","volume-title":"2019 International Conference on Field-Programmable Technology (ICFPT\u201919)","author":"Xiao Yuanlong","year":"2019","unstructured":"Yuanlong Xiao, Dongjoon Park, Andrew Butt, Hans Giesen, Zhaoyang Han, Rui Ding, Nevo Magnezi, Raphael Rubin, and Andr\u00e9 DeHon. 2019. Reducing FPGA compile time with separate compilation for FPGA building blocks. In 2019 International Conference on Field-Programmable Technology (ICFPT\u201919). IEEE, 153\u2013161."},{"key":"e_1_3_3_75_2","unstructured":"Xilinx. 2020. Xilinx UltraScale Plus Architecture. (2020). Retrieved May 4 2023 from https:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-ultrascale-plus.html."},{"key":"e_1_3_3_76_2","unstructured":"Xilinx. 2021. (2021). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2021_1\/ug905-vivado-hierarchical-design.pdf."},{"key":"e_1_3_3_77_2","unstructured":"Xilinx. 2021. (2021). https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug572-ultrascale-clocking.pdf."},{"key":"e_1_3_3_78_2","unstructured":"Xilinx. 2021. (2021). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2021_1\/ug909-vivado-partial-reconfiguration.pdf."},{"issue":"3","key":"e_1_3_3_79_2","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1007\/s11590-006-0027-0","article-title":"An ILP based hierarchical global routing approach for VLSI ASIC design","volume":"1","author":"Yang Zhen","year":"2007","unstructured":"Zhen Yang, Anthony Vannelli, and Shawki Areibi. 2007. An ILP based hierarchical global routing approach for VLSI ASIC design. Optimization Letters 1, 3 (2007), 281\u2013297.","journal-title":"Optimization Letters"},{"key":"e_1_3_3_80_2","first-page":"33","volume-title":"Proceedings of the 2005 ACM\/SIGDA 13th International Symposium on Field-Programmable Gate Arrays","author":"Yeh Chao-Yang","year":"2005","unstructured":"Chao-Yang Yeh and Malgorzata Marek-Sadowska. 2005. Skew-programmable clock design for FPGA and skew-aware placement. In Proceedings of the 2005 ACM\/SIGDA 13th International Symposium on Field-Programmable Gate Arrays. 33\u201340."},{"key":"e_1_3_3_81_2","first-page":"17","volume-title":"2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines","author":"Yue Michael Xi","year":"2015","unstructured":"Michael Xi Yue, Dirk Koch, and Guy G. F. Lemieux. 2015. Rapid overlay builder for Xilinx FPGAs. In 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines. IEEE, 17\u201320."},{"key":"e_1_3_3_82_2","first-page":"845","volume-title":"Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Zha Yue","year":"2020","unstructured":"Yue Zha and Jing Li. 2020. Virtualizing FPGAs in the cloud. In Proceedings of the 25th International Conference on Architectural Support for Programming Languages and Operating Systems. 845\u2013858."},{"key":"e_1_3_3_83_2","first-page":"470","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA\u201921)","author":"Zha Yue","year":"2021","unstructured":"Yue Zha and Jing Li. 2021. Hetero-ViTAL: A virtualization stack for heterogeneous FPGA clusters. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA\u201921). IEEE, 470\u2013483."},{"key":"e_1_3_3_84_2","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1145\/3445814.3446699","volume-title":"Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Zha Yue","year":"2021","unstructured":"Yue Zha and Jing Li. 2021. When application-specific ISA meets FPGAs: A multi-layer virtualization framework for heterogeneous cloud FPGAs. In Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems. 123\u2013134."},{"key":"e_1_3_3_85_2","first-page":"145","volume-title":"2020 30th International Conference on Field-Programmable Logic and Applications (FPL\u201920)","author":"Zhang Niansong","year":"2020","unstructured":"Niansong Zhang, Xiang Chen, and Nachiket Kapre. 2020. RapidLayout: Fast hard block placement of FPGA-optimized systolic arrays using evolutionary algorithms. In 2020 30th International Conference on Field-Programmable Logic and Applications (FPL\u201920). IEEE, 145\u2013152."},{"key":"e_1_3_3_86_2","doi-asserted-by":"crossref","first-page":"1130","DOI":"10.23919\/DATE.2019.8714724","volume-title":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE\u201919)","author":"Zhao Jieru","year":"2019","unstructured":"Jieru Zhao, Tingyuan Liang, Sharad Sinha, and Wei Zhang. 2019. Machine learning based routing congestion prediction in FPGA high-level synthesis. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE\u201919). IEEE, 1130\u20131135."},{"key":"e_1_3_3_87_2","first-page":"1","volume-title":"Proceedings of the 52nd Annual Design Automation Conference","author":"Zhao Ritchie","year":"2015","unstructured":"Ritchie Zhao, Mingxing Tan, Steve Dai, and Zhiru Zhang. 2015. Area-efficient pipelining for FPGA-targeted high-level synthesis. In Proceedings of the 52nd Annual Design Automation Conference. 1\u20136."},{"key":"e_1_3_3_88_2","first-page":"1","volume-title":"Proceedings of the 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Zheng Hongbin","year":"2014","unstructured":"Hongbin Zheng, Swathi T. Gurumani, Kyle Rupnow, and Deming Chen. 2014. Fast and effective placement and routing directed high-level synthesis for FPGAs. In Proceedings of the 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 1\u201310."},{"key":"e_1_3_3_89_2","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/3174243.3174255","volume-title":"Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Zhou Yuan","year":"2018","unstructured":"Yuan Zhou, Udit Gupta, Steve Dai, Ritchie Zhao, Nitish Srivastava, Hanchen Jin, Joseph Featherston, Yi-Hsiang Lai, Gai Liu, Gustavo Angarita Velasquez, et\u00a0al. 2018. Rosetta: A realistic high-level synthesis benchmark suite for software programmable FPGAs. In Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. 269\u2013278."},{"issue":"1","key":"e_1_3_3_90_2","first-page":"1","article-title":"RWRoute: An open-source timing-driven router for commercial FPGAs","volume":"15","author":"Zhou Yun","year":"2021","unstructured":"Yun Zhou, Pongstorn Maidee, Chris Lavin, Alireza Kaviani, and Dirk Stroobandt. 2021. RWRoute: An open-source timing-driven router for commercial FPGAs. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 15, 1 (2021), 1\u201327.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"e_1_3_3_91_2","doi-asserted-by":"publisher","DOI":"10.1145\/3406959"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3593025","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3593025","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:37:19Z","timestamp":1750178239000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3593025"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9]]},"references-count":90,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,12,31]]}},"alternative-id":["10.1145\/3593025"],"URL":"https:\/\/doi.org\/10.1145\/3593025","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,9]]},"assertion":[{"value":"2022-09-26","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-03-20","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-09-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}