{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T15:33:22Z","timestamp":1756308802179,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,14]],"date-time":"2023-06-14T00:00:00Z","timestamp":1686700800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,14]]},"DOI":"10.1145\/3597031.3597055","type":"proceedings-article","created":{"date-parts":[[2023,7,19]],"date-time":"2023-07-19T20:12:13Z","timestamp":1689797533000},"page":"59-68","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Exploration of Compute vs.\u00a0Interconnect Tradeoffs in CGRAs for HPC"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9083-6853","authenticated-orcid":false,"given":"Jason","family":"Anderson","sequence":"first","affiliation":[{"name":"University of Toronto, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8165-9792","authenticated-orcid":false,"given":"Boma","family":"Adhi","sequence":"additional","affiliation":[{"name":"RIKEN, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6348-4637","authenticated-orcid":false,"given":"Carlos","family":"Cortes","sequence":"additional","affiliation":[{"name":"RIKEN, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3101-8118","authenticated-orcid":false,"given":"Emanuele Del","family":"Sozzo","sequence":"additional","affiliation":[{"name":"RIKEN, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-6517-9586","authenticated-orcid":false,"given":"Omar","family":"Ragheb","sequence":"additional","affiliation":[{"name":"University of Toronto, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6681-4192","authenticated-orcid":false,"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[{"name":"RIKEN, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,7,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2023. The NanGate FreePDK45 Open Cell Library.  2023. The NanGate FreePDK45 Open Cell Library."},{"volume-title":"The Cost of Flexibility: Embedded versus Discrete Routers in CGRAs for HPC","author":"Adhi Boma","key":"e_1_3_2_1_2_1","unstructured":"Boma Adhi , Carlos Cortes , Yiyu Tan , Takuya Kojima , Artur Podobas , and Kentaro Sano . 2022. The Cost of Flexibility: Embedded versus Discrete Routers in CGRAs for HPC . In IEEE CLUSTER. Boma Adhi, Carlos Cortes, Yiyu Tan, Takuya Kojima, Artur Podobas, and Kentaro Sano. 2022. The Cost of Flexibility: Embedded versus Discrete Routers in CGRAs for HPC. In IEEE CLUSTER."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Boma Adhi Carlos Cortes Yiyu Tan Takuya Kojima Artur Podobas and Kentaro Sano. 2022. Exploration Framework for Synthesizable CGRAs Targeting HPC: Initial Design and Evaluations. In The First International Workshop on Coarse-Grained Reconfigurable Architectures for High-Performance Computing (CGRA4HPC).  Boma Adhi Carlos Cortes Yiyu Tan Takuya Kojima Artur Podobas and Kentaro Sano. 2022. Exploration Framework for Synthesizable CGRAs Targeting HPC: Initial Design and Evaluations. In The First International Workshop on Coarse-Grained Reconfigurable Architectures for High-Performance Computing (CGRA4HPC).","DOI":"10.1109\/IPDPSW55747.2022.00113"},{"volume-title":"Exploring Inter-tile Connectivity for HPC-oriented CGRA with Lower Resource Usage","author":"Adhi Boma","key":"e_1_3_2_1_4_1","unstructured":"Boma Adhi , Carlos Cortes , Tomohiro Ueno , Yiyu Tan , Takuya Kojima , Artur Podobas , and Kentaro Sano . 2022. Exploring Inter-tile Connectivity for HPC-oriented CGRA with Lower Resource Usage . In IEEE FPT. Boma Adhi, Carlos Cortes, Tomohiro Ueno, Yiyu Tan, Takuya Kojima, Artur Podobas, and Kentaro Sano. 2022. Exploring Inter-tile Connectivity for HPC-oriented CGRA with Lower Resource Usage. In IEEE FPT."},{"key":"e_1_3_2_1_5_1","first-page":"1062","article-title":"EGRA: A Coarse Grained Reconfigurable Architectural Template","volume":"19","author":"Ansaloni Giovanni","year":"2011","unstructured":"Giovanni Ansaloni , Paolo Bonzini , and Laura Pozzi . 2011 . EGRA: A Coarse Grained Reconfigurable Architectural Template . IEEE TVLSI 19 , 6 (2011), 1062 \u2013 1074 . Giovanni Ansaloni, Paolo Bonzini, and Laura Pozzi. 2011. EGRA: A Coarse Grained Reconfigurable Architectural Template. IEEE TVLSI 19, 6 (2011), 1062\u20131074.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_6_1","first-page":"1285","article-title":"BilRC: An execution triggered coarse grained reconfigurable architecture","volume":"21","author":"Atak Oguzhan","year":"2012","unstructured":"Oguzhan Atak and Abdullah Atalar . 2012 . BilRC: An execution triggered coarse grained reconfigurable architecture . IEEE TVLSI 21 , 7 (2012), 1285 \u2013 1298 . Oguzhan Atak and Abdullah Atalar. 2012. BilRC: An execution triggered coarse grained reconfigurable architecture. IEEE TVLSI 21, 7 (2012), 1285\u20131298.","journal-title":"IEEE TVLSI"},{"key":"e_1_3_2_1_7_1","volume-title":"REVAMP: A systematic framework for heterogeneous CGRA realization. In ACM ASPLOS. 918\u2013932.","author":"Bandara Thilini\u00a0Kaushalya","year":"2022","unstructured":"Thilini\u00a0Kaushalya Bandara , Dhananjaya Wijerathne , Tulika Mitra , and Li-Shiuan Peh . 2022 . REVAMP: A systematic framework for heterogeneous CGRA realization. In ACM ASPLOS. 918\u2013932. Thilini\u00a0Kaushalya Bandara, Dhananjaya Wijerathne, Tulika Mitra, and Li-Shiuan Peh. 2022. REVAMP: A systematic framework for heterogeneous CGRA realization. In ACM ASPLOS. 918\u2013932."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"e_1_3_2_1_10_1","volume-title":"\u00a0Anderson","author":"Chin Alexander","year":"2018","unstructured":"S.\u00a0 Alexander Chin and Jason H . \u00a0Anderson . 2018 . An Architecture-Agnostic Integer Linear Programming Approach to CGRA Mapping. In IEEE\/ACM DAC. S.\u00a0Alexander Chin and Jason H.\u00a0Anderson. 2018. An Architecture-Agnostic Integer Linear Programming Approach to CGRA Mapping. In IEEE\/ACM DAC."},{"volume-title":"CGRA-ME: A unified framework for CGRA modelling and exploration","author":"Chin Alexander","key":"e_1_3_2_1_11_1","unstructured":"S.\u00a0 Alexander Chin , Noriaki Sakamoto , Allan Rui , Jim Zhao , Jin\u00a0Hee Kim , Yuko Hara-Azumi , and Jason Anderson . 2017. CGRA-ME: A unified framework for CGRA modelling and exploration . In IEEE ASAP. 184\u2013189. S.\u00a0Alexander Chin, Noriaki Sakamoto, Allan Rui, Jim Zhao, Jin\u00a0Hee Kim, Yuko Hara-Azumi, and Jason Anderson. 2017. CGRA-ME: A unified framework for CGRA modelling and exploration. In IEEE ASAP. 184\u2013189."},{"key":"e_1_3_2_1_12_1","first-page":"4","article-title":"Designing Custom Arithmetic Data Paths with FloPoCo","volume":"28","author":"de Dinechin Florent","year":"2011","unstructured":"Florent de Dinechin and Bogdan Pasca . 2011 . Designing Custom Arithmetic Data Paths with FloPoCo . IEEE Design & Test of Computers 28 , 4 (July 2011), 18\u201327. Florent de Dinechin and Bogdan Pasca. 2011. Designing Custom Arithmetic Data Paths with FloPoCo. IEEE Design & Test of Computers 28, 4 (July 2011), 18\u201327.","journal-title":"IEEE Design & Test of Computers"},{"volume-title":"Double-precision FPUs in high-performance computing: an embarrassment of riches?","author":"Domke Jens","key":"e_1_3_2_1_13_1","unstructured":"Jens Domke , Kazuaki Matsumura , Mohamed Wahib , Haoyu Zhang , Keita Yashima , Toshiki Tsuchikawa , Yohei Tsuji , Artur Podobas , and Satoshi Matsuoka . 2019. Double-precision FPUs in high-performance computing: an embarrassment of riches? . In IEEE IPDPS. 78\u201388. Jens Domke, Kazuaki Matsumura, Mohamed Wahib, Haoyu Zhang, Keita Yashima, Toshiki Tsuchikawa, Yohei Tsuji, Artur Podobas, and Satoshi Matsuoka. 2019. Double-precision FPUs in high-performance computing: an embarrassment of riches?. In IEEE IPDPS. 78\u201388."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Carl Ebeling Darren\u00a0C Cronquist and Paul Franklin. 1996. RaPiD \u2013 Reconfigurable pipelined datapath. In FPL. 126\u2013135.  Carl Ebeling Darren\u00a0C Cronquist and Paul Franklin. 1996. RaPiD \u2013 Reconfigurable pipelined datapath. In FPL. 126\u2013135.","DOI":"10.1007\/3-540-61730-2_13"},{"volume-title":"Snafu: an ultra-low-power, energy-minimal CGRA-generation framework and architecture","author":"Gobieski Graham","key":"e_1_3_2_1_15_1","unstructured":"Graham Gobieski , Ahmet\u00a0Oguz Atli , Kenneth Mai , Brandon Lucia , and Nathan Beckmann . 2021. Snafu: an ultra-low-power, energy-minimal CGRA-generation framework and architecture . In ACM\/IEEE ISCA. 1027\u20131040. Graham Gobieski, Ahmet\u00a0Oguz Atli, Kenneth Mai, Brandon Lucia, and Nathan Beckmann. 2021. Snafu: an ultra-low-power, energy-minimal CGRA-generation framework and architecture. In ACM\/IEEE ISCA. 1027\u20131040."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"volume-title":"The Imagine stream processor","author":"Kapasi J","key":"e_1_3_2_1_17_1","unstructured":"Ujval\u00a0 J Kapasi , William\u00a0 J Dally , Scott Rixner , John\u00a0 D Owens , and Brucek Khailany . 2002. The Imagine stream processor . In IEEE ICCD. 282\u2013288. Ujval\u00a0J Kapasi, William\u00a0J Dally, Scott Rixner, John\u00a0D Owens, and Brucek Khailany. 2002. The Imagine stream processor. In IEEE ICCD. 282\u2013288."},{"volume-title":"HyCUBE: A CGRA with reconfigurable single-cycle multi-hop interconnect","author":"Karunaratne Manupa","key":"e_1_3_2_1_18_1","unstructured":"Manupa Karunaratne , Aditi\u00a0Kulkarni Mohite , Tulika Mitra , and Li-Shiuan Peh . 2017. HyCUBE: A CGRA with reconfigurable single-cycle multi-hop interconnect . In IEEE\/ACM DAC. Manupa Karunaratne, Aditi\u00a0Kulkarni Mohite, Tulika Mitra, and Li-Shiuan Peh. 2017. HyCUBE: A CGRA with reconfigurable single-cycle multi-hop interconnect. In IEEE\/ACM DAC."},{"key":"e_1_3_2_1_19_1","volume-title":"Optimization by simulated annealing. Science 220, 4598","author":"Kirkpatrick Scott","year":"1983","unstructured":"Scott Kirkpatrick , C\u00a0Daniel Gelatt\u00a0Jr , and Mario\u00a0 P Vecchi . 1983. Optimization by simulated annealing. Science 220, 4598 ( 1983 ), 671\u2013680. Scott Kirkpatrick, C\u00a0Daniel Gelatt\u00a0Jr, and Mario\u00a0P Vecchi. 1983. Optimization by simulated annealing. Science 220, 4598 (1983), 671\u2013680."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48311-X_102"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.242049"},{"key":"e_1_3_2_1_22_1","volume-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In FPL. 61\u201370.","author":"Mei Bingfeng","year":"2003","unstructured":"Bingfeng Mei , Serge Vernalde , Diederik Verkest , Hugo\u00a0De Man , and Rudy Lauwereins . 2003 . ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In FPL. 61\u201370. Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo\u00a0De Man, and Rudy Lauwereins. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In FPL. 61\u201370."},{"volume-title":"Stream-dataflow acceleration","author":"Nowatzki Tony","key":"e_1_3_2_1_23_1","unstructured":"Tony Nowatzki , Vinay Gangadhar , Newsha Ardalani , and Karthikeyan Sankaralingam . 2017. Stream-dataflow acceleration . In IEEE\/ACM ISCA. 416\u2013429. Tony Nowatzki, Vinay Gangadhar, Newsha Ardalani, and Karthikeyan Sankaralingam. 2017. Stream-dataflow acceleration. In IEEE\/ACM ISCA. 416\u2013429."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_2_1_25_1","volume-title":"TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE","author":"Prasad Rohit","year":"2020","unstructured":"Rohit Prasad , Satyajit Das , Kevin\u00a0 JM Martin , Giuseppe Tagliavini , Philippe Coussy , Luca Benini , and Davide Rossi . 2020 . TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE . In IEEE\/ACM DATE. IEEE , 1067\u20131072. Rohit Prasad, Satyajit Das, Kevin\u00a0JM Martin, Giuseppe Tagliavini, Philippe Coussy, Luca Benini, and Davide Rossi. 2020. TRANSPIRE: An energy-efficient TRANSprecision floating-point Programmable archItectuRE. In IEEE\/ACM DATE. IEEE, 1067\u20131072."},{"key":"e_1_3_2_1_26_1","volume-title":"Second International Workshop on CGRAs for HPC (CGRA4HPC).","author":"Ragheb Omar","year":"2023","unstructured":"Omar Ragheb , Rami Beidas , and Jason Anderson . 2023 . Statically Scheduled vs.\u00a0Elastic CGRA Architectures: Impact on Mapping Feasibility . In Second International Workshop on CGRAs for HPC (CGRA4HPC). Omar Ragheb, Rami Beidas, and Jason Anderson. 2023. Statically Scheduled vs.\u00a0Elastic CGRA Architectures: Impact on Mapping Feasibility. In Second International Workshop on CGRAs for HPC (CGRA4HPC)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Omar Ragheb Tianyi Yu and Jason Anderson. 2022. Modelling and exploration of elastic CGRAs. In FPL.  Omar Ragheb Tianyi Yu and Jason Anderson. 2022. Modelling and exploration of elastic CGRAs. In FPL.","DOI":"10.1109\/FPL57034.2022.00067"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00019"}],"event":{"name":"HEART 2023: The International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies 2023","acronym":"HEART 2023","location":"Kusatsu Japan"},"container-title":["Proceedings of the 13th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3597031.3597055","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3597031.3597055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:05Z","timestamp":1750182545000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3597031.3597055"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,14]]},"references-count":28,"alternative-id":["10.1145\/3597031.3597055","10.1145\/3597031"],"URL":"https:\/\/doi.org\/10.1145\/3597031.3597055","relation":{},"subject":[],"published":{"date-parts":[[2023,6,14]]},"assertion":[{"value":"2023-07-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}