{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T16:30:56Z","timestamp":1757781056369,"version":"3.41.0"},"reference-count":28,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2023,9,8]],"date-time":"2023-09-08T00:00:00Z","timestamp":1694131200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"DST-SERB","award":["# EMR\/2017\/003206"],"award-info":[{"award-number":["# EMR\/2017\/003206"]}]},{"name":"Young Faculty Research Fellow of Visvesvaraya PhD scheme","award":["# [MLA\/MUM\/GA\/10(37)B]"],"award-info":[{"award-number":["# [MLA\/MUM\/GA\/10(37)B]"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2023,10,31]]},"abstract":"<jats:p>Hardware Trojans (HTs) are small circuits intentionally designed by an adversary for harmful purposes. These types of circuits are extremely difficult to detect. An HT often requires some specific signals to activate, which are almost impossible to discover. For this reason, test generation for side-channel analysis has gained significant attention in recent times and does not require HT activation. Such test generation techniques aim to generate a large amount of switching activity inside the HT circuit, increasing transient current measurement. However, such methods suffer from either long runtime or reliable results. In this work, a test generation technique is proposed based on the relative switching activity of the circuit to overcome the limitations of the existing works. Initially, the proposed technique measures the impact of each input on rare nets individually using random vector simulation. Potent inputs are selected to obtain a new set of test vectors that provide high relative switching inside a circuit. The proposed method is applied on 11 different ISCAS and 3 ITC 99 benchmark circuits. Experimental results endorse the efficacy of the proposed method outperforming traditional Hamming distance-based re-ordering techniques (up to 20\u00d7) while requiring a small runtime.<\/jats:p>","DOI":"10.1145\/3597497","type":"journal-article","created":{"date-parts":[[2023,5,19]],"date-time":"2023-05-19T09:48:52Z","timestamp":1684489732000},"page":"1-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Toward the Generation of Test Vectors for the Detection of Hardware Trojan Targeting Effective Switching Activity"],"prefix":"10.1145","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6175-1380","authenticated-orcid":false,"given":"Anindan","family":"Mondal","sequence":"first","affiliation":[{"name":"National Institute of Technology Durgapur"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3482-334X","authenticated-orcid":false,"given":"Debasish","family":"Kalita","sequence":"additional","affiliation":[{"name":"National Institute of Technology Durgapur"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0264-6687","authenticated-orcid":false,"given":"Archisman","family":"Ghosh","sequence":"additional","affiliation":[{"name":"National Institute of Technology Durgapur"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7313-1453","authenticated-orcid":false,"given":"Suchismita","family":"Roy","sequence":"additional","affiliation":[{"name":"National Institute of Technology Durgapur"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4803-3074","authenticated-orcid":false,"given":"Bibhash","family":"Sen","sequence":"additional","affiliation":[{"name":"National Institute of Technology Durgapur"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,9,8]]},"reference":[{"key":"e_1_3_1_2_2","first-page":"396","volume-title":"Cryptographic Hardware and Embedded Systems (CHES\u201909)","author":"Chakraborty Rajat Subhra","year":"2009","unstructured":"Rajat Subhra Chakraborty, Francis Wolff, Somnath Paul, Christos Papachristou, and Swarup Bhunia. 2009. MERO: A statistical approach for hardware Trojan detection. In Cryptographic Hardware and Embedded Systems (CHES\u201909), Christophe Clavier and Kris Gaj (Eds.). Springer, Berlin,396\u2013410."},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3439951"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1101"},{"key":"e_1_3_1_5_2","first-page":"203","volume-title":"2016 IEEE 22nd International Symposium on On-line Testing and Robust System Design (IOLTS\u201916)","author":"Hasegawa K.","year":"2016","unstructured":"K. Hasegawa, M. Oya, M. Yanagisawa, and N. Togawa. 2016. Hardware Trojans classification for gate-level netlists based on machine learning. In 2016 IEEE 22nd International Symposium on On-line Testing and Robust System Design (IOLTS\u201916). 203\u2013206."},{"key":"e_1_3_1_6_2","first-page":"1","volume-title":"2018 IEEE International Conference on Consumer Electronics (ICCE\u201918)","author":"Hasegawa K.","year":"2018","unstructured":"K. Hasegawa, M. Yanagisawa, and N. Togawa. 2018. A hardware-Trojan classification method utilizing boundary net structures. In 2018 IEEE International Conference on Consumer Electronics (ICCE\u201918). 1\u20134."},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2946044"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978396"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2833059"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967061"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585767"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715179"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3436820"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570548271"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.200"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2906547"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-018-5739-4"},{"key":"e_1_3_1_18_2","first-page":"408","volume-title":"2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC\u201921)","author":"Pan Zhixin","year":"2021","unstructured":"Zhixin Pan and Prabhat Mishra. 2021. Automated test generation for hardware Trojan detection using reinforcement learning. In 2021 26th Asia and South Pacific Design Automation Conference (ASP-DAC\u201921). 408\u2013413."},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415710"},{"key":"e_1_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2018.2795706"},{"key":"e_1_3_1_21_2","first-page":"577","volume-title":"Cryptographic Hardware and Embedded Systems (CHES\u201915)","author":"Saha Sayandeep","year":"2015","unstructured":"Sayandeep Saha, Rajat Subhra Chakraborty, Srinivasa Shashank Nuthakki, Anshul, and Debdeep Mukhopadhyay. 2015. Improved test pattern generation for hardware Trojan detection using genetic algorithm and Boolean satisfiability. In Cryptographic Hardware and Embedded Systems (CHES\u201915), Tim G\u00fcneysu and Helena Handschuh (Eds.). Springer, Berlin,577\u2013596."},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2613842"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657085"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3001263"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3446837"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114212"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/2906147"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2460551"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3597497","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3597497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:48:45Z","timestamp":1750182525000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3597497"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,8]]},"references-count":28,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2023,10,31]]}},"alternative-id":["10.1145\/3597497"],"URL":"https:\/\/doi.org\/10.1145\/3597497","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2023,9,8]]},"assertion":[{"value":"2022-08-03","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-04-23","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-09-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}