{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T15:47:55Z","timestamp":1774540075796,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"the National Natural Science Foundation of China","award":["62202396"],"award-info":[{"award-number":["62202396"]}]},{"name":"the Natural Science Foundation of Xiamen","award":["3502Z2022702"],"award-info":[{"award-number":["3502Z2022702"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1145\/3599691.3603414","type":"proceedings-article","created":{"date-parts":[[2023,7,10]],"date-time":"2023-07-10T13:18:39Z","timestamp":1688995119000},"page":"73-79","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["A Study of Invalid Programming in 3D QLC NAND Flash Memories"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7080-7287","authenticated-orcid":false,"given":"Hongyang","family":"Dang","sequence":"first","affiliation":[{"name":"Xiamen University, XiaMen, -Select-, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-9526-7604","authenticated-orcid":false,"given":"Xiangyu","family":"Yao","sequence":"additional","affiliation":[{"name":"Xiamen University, XiaMen, -Select-, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8536-9397","authenticated-orcid":false,"given":"Zheng","family":"Wan","sequence":"additional","affiliation":[{"name":"Xiamen University, XiaMen, -Select-, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4579-4268","authenticated-orcid":false,"given":"Qiao","family":"Li","sequence":"additional","affiliation":[{"name":"Xiamen University, XiaMen, -Select-, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,7,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Cho Wanik","year":"2022","unstructured":"Wanik Cho , Jongseok Jung , Jongwoo Kim , Junghoon Ham , Sangkyu Lee , Yujong Noh , Dauni Kim , Wanseob Lee , Kayoung Cho , Kwanho Kim , 2022 . A 1-Tb, 4b\/Cell, 176-Stacked-WL 3D-NAND Flash Memory with Improved Read Latency and a 14.8 Gb\/mm2 Density . In 2022 IEEE International Solid-State Circuits Conference (ISSCC) , Vol. 65 . IEEE, 134--135. Wanik Cho, Jongseok Jung, Jongwoo Kim, Junghoon Ham, Sangkyu Lee, Yujong Noh, Dauni Kim, Wanseob Lee, Kayoung Cho, Kwanho Kim, et al. 2022. A 1-Tb, 4b\/Cell, 176-Stacked-WL 3D-NAND Flash Memory with Improved Read Latency and a 14.8 Gb\/mm2 Density. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 65. IEEE, 134--135."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10243156"},{"key":"e_1_3_2_1_4_1","volume-title":"20th USENIX Conference on File and Storage Technologies (FAST 22)","author":"Hong Duwon","year":"2022","unstructured":"Duwon Hong , Myungsuk Kim , Geonhee Cho , Dusol Lee , and Jihong Kim . 2022 . GuardedErase: Extending SSD Lifetimes by Protecting Weak Wordlines . In 20th USENIX Conference on File and Storage Technologies (FAST 22) . 133--146. Duwon Hong, Myungsuk Kim, Geonhee Cho, Dusol Lee, and Jihong Kim. 2022. GuardedErase: Extending SSD Lifetimes by Protecting Weak Wordlines. In 20th USENIX Conference on File and Storage Technologies (FAST 22). 133--146."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063117"},{"key":"e_1_3_2_1_6_1","volume-title":"20th USENIX Conference on File and Storage Technologies (FAST 22)","author":"Jaffer Shehbaz","year":"2022","unstructured":"Shehbaz Jaffer , Kaveh Mahdaviani , and Bianca Schroeder . 2022 . Improving the Reliability of Next Generation SSDs using WOM-v Codes . In 20th USENIX Conference on File and Storage Technologies (FAST 22) . 117--132. Shehbaz Jaffer, Kaveh Mahdaviani, and Bianca Schroeder. 2022. Improving the Reliability of Next Generation SSDs using WOM-v Codes. In 20th USENIX Conference on File and Storage Technologies (FAST 22). 117--132."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2750658"},{"key":"e_1_3_2_1_8_1","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 27--29","author":"Khakifirooz Ali","year":"2023","unstructured":"Ali Khakifirooz , Eduardo Anaya , Sriram Balasubrahrmanyam , Geoff Bennett , Daniel Castro , John Egler , Kuangchan Fan , Rifat Ferdous , Kartik Ganapathi , Omar Guzman , 2023 . A 1.67 Tb, 5b\/Cell Flash Memory Fabricated in 192-Layer Floating Gate 3D-NAND Technology and Featuring a 23.3 Gb\/mm2 Bit Density . In 2023 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 27--29 . Ali Khakifirooz, Eduardo Anaya, Sriram Balasubrahrmanyam, Geoff Bennett, Daniel Castro, John Egler, Kuangchan Fan, Rifat Ferdous, Kartik Ganapathi, Omar Guzman, et al. 2023. A 1.67 Tb, 5b\/Cell Flash Memory Fabricated in 192-Layer Floating Gate 3D-NAND Technology and Featuring a 23.3 Gb\/mm2 Bit Density. In 2023 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 27--29."},{"key":"e_1_3_2_1_9_1","volume-title":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"64","author":"Khakifirooz Ali","year":"2021","unstructured":"Ali Khakifirooz , Sriram Balasubrahmanyam , Richard Fastow , Kristopher H Gaewsky , Chang Wan Ha , Rezaul Haque , Owen W Jungroth , Steven Law , Aliasgar S Madraswala , Binh Ngo , 2021 . 30.2 a 1TB 4b\/cell 144-tier floating-gate 3d-NAND flash memory with 40mb\/s program throughput and 13.8 GB\/mm 2 bit density . In 2021 IEEE International Solid-State Circuits Conference (ISSCC) , Vol. 64 . IEEE, 424--426. Ali Khakifirooz, Sriram Balasubrahmanyam, Richard Fastow, Kristopher H Gaewsky, Chang Wan Ha, Rezaul Haque, Owen W Jungroth, Steven Law, Aliasgar S Madraswala, Binh Ngo, et al. 2021. 30.2 a 1TB 4b\/cell 144-tier floating-gate 3d-NAND flash memory with 40mb\/s program throughput and 13.8 GB\/mm 2 bit density. In 2021 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 64. IEEE, 424--426."},{"key":"e_1_3_2_1_10_1","volume-title":"OptimStore: In-Storage Optimization of Large Scale DNNs with On-Die Processing. In 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 611--623","author":"Kim Junkyum","year":"2023","unstructured":"Junkyum Kim , Myeonggu Kang , Yunki Han , Yang-Gon Kim , and Lee-Sup Kim . 2023 . OptimStore: In-Storage Optimization of Large Scale DNNs with On-Die Processing. In 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 611--623 . Junkyum Kim, Myeonggu Kang, Yunki Han, Yang-Gon Kim, and Lee-Sup Kim. 2023. OptimStore: In-Storage Optimization of Large Scale DNNs with On-Die Processing. In 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 611--623."},{"key":"e_1_3_2_1_11_1","volume-title":"2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 340--342","author":"Lee Seungjae","year":"2018","unstructured":"Seungjae Lee , Chulbum Kim , Minsu Kim , Sung-min Joe, Joonsuc Jang , Seungbum Kim , Kangbin Lee , Jisu Kim , Jiyoon Park , Han-Jun Lee , 2018 . A 1Tb 4b\/cell 64-stacked-WL 3D NAND flash memory with 12MB\/s program throughput . In 2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 340--342 . Seungjae Lee, Chulbum Kim, Minsu Kim, Sung-min Joe, Joonsuc Jang, Seungbum Kim, Kangbin Lee, Jisu Kim, Jiyoon Park, Han-Jun Lee, et al. 2018. A 1Tb 4b\/cell 64-stacked-WL 3D NAND flash memory with 12MB\/s program throughput. In 2018 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 340--342."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2959318"},{"key":"e_1_3_2_1_13_1","volume-title":"Latency Aware Page Migration for Read Performance Optimization on Hybrid SSDs. In 2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA). IEEE, 33--38","author":"Li Shicheng","year":"2022","unstructured":"Shicheng Li , Longfei Luo , Yina Lv , and Liang Shi . 2022 . Latency Aware Page Migration for Read Performance Optimization on Hybrid SSDs. In 2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA). IEEE, 33--38 . Shicheng Li, Longfei Luo, Yina Lv, and Liang Shi. 2022. Latency Aware Page Migration for Read Performance Optimization on Hybrid SSDs. In 2022 IEEE 11th Non-Volatile Memory Systems and Applications Symposium (NVMSA). IEEE, 33--38."},{"key":"e_1_3_2_1_14_1","volume-title":"2018 IEEE International Conference on Networking, Architecture and Storage (NAS). IEEE, 1--10","author":"Liu Caiyin","year":"2018","unstructured":"Caiyin Liu , Min Lv , Yubiao Pan , Hao Chen , Yongkun Li , Cheng Li , and Yinlong Xu . 2018 . LCR: Load-aware cache replacement algorithm for flash-based SSDs . In 2018 IEEE International Conference on Networking, Architecture and Storage (NAS). IEEE, 1--10 . Caiyin Liu, Min Lv, Yubiao Pan, Hao Chen, Yongkun Li, Cheng Li, and Yinlong Xu. 2018. LCR: Load-aware cache replacement algorithm for flash-based SSDs. In 2018 IEEE International Conference on Networking, Architecture and Storage (NAS). IEEE, 1--10."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3491230"},{"key":"e_1_3_2_1_16_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 312--315","author":"Liu Weihua","year":"2019","unstructured":"Weihua Liu , Fei Wu , Meng Zhang , Yifei Wang , Zhonghai Lu , Xiangfeng Lu , and Changsheng Xie . 2019 . Characterizing the reliability and threshold voltage shifting of 3D charge trap NAND flash. In 2019 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 312--315 . Weihua Liu, Fei Wu, Meng Zhang, Yifei Wang, Zhonghai Lu, Xiangfeng Lu, and Changsheng Xie. 2019. Characterizing the reliability and threshold voltage shifting of 3D charge trap NAND flash. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 312--315."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2716958"},{"key":"e_1_3_2_1_18_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 576--579","author":"Moon Junoh","year":"2022","unstructured":"Junoh Moon , Mincheol Kang , Wonyoung Lee , and Soontae Kim . 2022 . Salvaging runtime bad blocks by skipping bad pages for improving SSD performance. In 2022 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 576--579 . Junoh Moon, Mincheol Kang, Wonyoung Lee, and Soontae Kim. 2022. Salvaging runtime bad blocks by skipping bad pages for improving SSD performance. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 576--579."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems. 234--241","author":"Jung Dawoon","year":"2006","unstructured":"Seon-yeong Park, Dawoon Jung , Jeong-uk Kang, Jin-soo Kim, and Joonwon Lee . 2006 . CFLRU: a replacement algorithm for flash memory . In Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems. 234--241 . Seon-yeong Park, Dawoon Jung, Jeong-uk Kang, Jin-soo Kim, and Joonwon Lee. 2006. CFLRU: a replacement algorithm for flash memory. In Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems. 234--241."},{"key":"e_1_3_2_1_22_1","volume-title":"2022 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"65","author":"Pekny Ted","year":"2022","unstructured":"Ted Pekny , Luyen Vu , Jeff Tsai , Dheeraj Srinivasan , Erwin Yu , Jonathan Pabustan , Joe Xu , Srinivas Deshmukh , Kim-Fung Chan , Michael Piccardi , 2022 . A 1-Tb density 4b\/cell 3D-NAND flash on 176-tier technology with 4-independent planes for read using CMOS-under-the-array . In 2022 IEEE International Solid-State Circuits Conference (ISSCC) , Vol. 65 . IEEE, 1--3. Ted Pekny, Luyen Vu, Jeff Tsai, Dheeraj Srinivasan, Erwin Yu, Jonathan Pabustan, Joe Xu, Srinivas Deshmukh, Kim-Fung Chan, Michael Piccardi, et al. 2022. A 1-Tb density 4b\/cell 3D-NAND flash on 176-tier technology with 4-independent planes for read using CMOS-under-the-array. In 2022 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 65. IEEE, 1--3."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2015.2453413"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/JSSC.2019.2941758","article-title":"A 1.33-Tb 4-bit\/cell 3-D flash memory on a 96-word-line-layer technology","volume":"55","author":"Shibata Noboru","year":"2019","unstructured":"Noboru Shibata , Kazushige Kanda , Takahiro Shimizu , Jun Nakai , Osamu Nagao , Naoki Kobayashi , Makoto Miakashi , Yasushi Nagadomi , Tomoaki Nakano , Takahisa Kawabe , 2019 . A 1.33-Tb 4-bit\/cell 3-D flash memory on a 96-word-line-layer technology . IEEE Journal of Solid-State Circuits 55 , 1 (2019), 178 -- 188 . Noboru Shibata, Kazushige Kanda, Takahiro Shimizu, Jun Nakai, Osamu Nagao, Naoki Kobayashi, Makoto Miakashi, Yasushi Nagadomi, Tomoaki Nakano, Takahisa Kawabe, et al. 2019. A 1.33-Tb 4-bit\/cell 3-D flash memory on a 96-word-line-layer technology. IEEE Journal of Solid-State Circuits 55, 1 (2019), 178--188.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917559"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358311"},{"key":"e_1_3_2_1_27_1","volume-title":"2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE, 102--111","author":"Wan Jiguang","year":"2017","unstructured":"Jiguang Wan , Wei Wu , Ling Zhan , Qing Yang , Xiaoyang Qu , and Changsheng Xie . 2017 . DEFT-Cache: A cost-effective and highly reliable SSD cache for RAID storage . In 2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE, 102--111 . Jiguang Wan, Wei Wu, Ling Zhan, Qing Yang, Xiaoyang Qu, and Changsheng Xie. 2017. DEFT-Cache: A cost-effective and highly reliable SSD cache for RAID storage. In 2017 IEEE International Parallel and Distributed Processing Symposium (IPDPS). IEEE, 102--111."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3423137"},{"key":"e_1_3_2_1_29_1","unstructured":"Sangjin Yoo and Dongkun Shin. 2020. Reinforcement Learning-Based SLC Cache Technique for Enhancing SSD Write Performance.. In Hot-Storage.  Sangjin Yoo and Dongkun Shin. 2020. Reinforcement Learning-Based SLC Cache Technique for Enhancing SSD Write Performance.. In Hot-Storage."},{"key":"e_1_3_2_1_30_1","volume-title":"2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). IEEE, 1064--1075","author":"Zhang Jie","year":"2020","unstructured":"Jie Zhang and Myoungsoo Jung . 2020 . Zng: Architecting gpu multiprocessors with new flash for scalable data analysis . In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). IEEE, 1064--1075 . Jie Zhang and Myoungsoo Jung. 2020. Zng: Architecting gpu multiprocessors with new flash for scalable data analysis. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). IEEE, 1064--1075."}],"event":{"name":"HotStorage '23: 15th ACM Workshop on Hot Topics in Storage and File Systems","location":"Boston MA USA","acronym":"HotStorage '23","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","USENIX"]},"container-title":["Proceedings of the 15th ACM Workshop on Hot Topics in Storage and File Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3599691.3603414","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3599691.3603414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T00:05:41Z","timestamp":1750291541000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3599691.3603414"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":30,"alternative-id":["10.1145\/3599691.3603414","10.1145\/3599691"],"URL":"https:\/\/doi.org\/10.1145\/3599691.3603414","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]},"assertion":[{"value":"2023-07-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}