{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T08:39:01Z","timestamp":1768811941990,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2024,4,8]],"date-time":"2024-04-08T00:00:00Z","timestamp":1712534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,4,8]]},"DOI":"10.1145\/3605098.3635905","type":"proceedings-article","created":{"date-parts":[[2024,5,21]],"date-time":"2024-05-21T17:59:16Z","timestamp":1716314356000},"page":"420-427","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["On Enhancing Data Integrity with Low-cost Retention-Refillable Programming Scheme"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3696-5114","authenticated-orcid":false,"given":"Kun-Chi","family":"Chiang","sequence":"first","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1994-9059","authenticated-orcid":false,"given":"Yung-Chun","family":"Li","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd., Hsinchu, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9435-6598","authenticated-orcid":false,"given":"Wei-Chen","family":"Wang","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Boston, United States"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8356-2495","authenticated-orcid":false,"given":"Wei-Kuan","family":"Shih","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2024,5,21]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Flash-memory Translation Layer for NAND flash (NFTL). M-Systems","year":"1998","unstructured":"1998. Flash-memory Translation Layer for NAND flash (NFTL). M-Systems (1998)."},{"key":"e_1_3_2_1_2_1","article-title":"DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings. SIGARCH","author":"Aayush G.","year":"2009","unstructured":"G. Aayush, K. Youngjae, and U. Bhuvan. 2009. DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings. SIGARCH Comput. Archit. News (March 2009).","journal-title":"Comput. Archit. News"},{"key":"e_1_3_2_1_3_1","first-page":"404","article-title":"Flash File System","volume":"5","author":"Ban A.","year":"1995","unstructured":"A. Ban. 1995. Flash File System. US Patent 5,404,485. In M-Systems.","journal-title":"US Patent"},{"key":"e_1_3_2_1_4_1","first-page":"732","article-title":"Wear Leveling of Static Areas in Flash Memory","volume":"6","author":"Ban A.","year":"2018","unstructured":"A. Ban. 2018. Wear Leveling of Static Areas in Flash Memory. US Patent 6,732,221. M-systems (2018).","journal-title":"US Patent"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe.","author":"Cai Y.","unstructured":"Y. Cai, E. F. Haratsch, O. Mutlu, and K. Mai. 2012. Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis. In Proceedings of the Conference on Design, Automation and Test in Europe."},{"key":"e_1_3_2_1_6_1","volume-title":"2012 IEEE 30th International Conference on Computer Design (ICCD).","author":"Cai Y.","unstructured":"Y. Cai, G. Yalcin, O. Mutlu, E. F. Haratsch, A. Cristal, O. S. Unsal, and K. Mai. 2012. Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime. In 2012 IEEE 30th International Conference on Computer Design (ICCD)."},{"key":"e_1_3_2_1_7_1","article-title":"Improving Flash Wear-Leveling by Proactively Moving Static Data. Computers","author":"Chang Y. H.","year":"2010","unstructured":"Y. H. Chang, J. W. Hsieh, and T. W. Kuo. 2010. Improving Flash Wear-Leveling by Proactively Moving Static Data. Computers, IEEE Transactions on (Jan 2010).","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD '13)","author":"Chang Y. M.","unstructured":"Y. M. Chang, Y. H. Chang, T. W. Kuo, H. P. Li, and Y. C. Li. 2013. A Disturb-alleviation Scheme for 3D Flash Memory. In Proceedings of the International Conference on Computer-Aided Design (ICCAD '13)."},{"key":"e_1_3_2_1_9_1","volume-title":"Realizing Erase-free SLC Flash Memory with Rewritable Programming Design. In 2016 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ ISSS).","author":"Chang Y. M.","unstructured":"Y. M. Chang, Y. C. Li, P. H. Lin, H. P. Li, and Y. H. Chang. 2016. Realizing Erase-free SLC Flash Memory with Rewritable Programming Design. In 2016 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ ISSS)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062339"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062309"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Z. Fan G. Cai G. Han W. Liu and Y. Fang. 2019. Cell-State-Distribution-Assisted Threshold Voltage Detector for NAND Flash Memory. IEEE Communications Letters (April 2019).","DOI":"10.1109\/LCOMM.2019.2900677"},{"key":"e_1_3_2_1_13_1","volume-title":"CATA: A Garbage Collection Scheme for Flash Memory File Systems. In International Conference on Ubiquitous Intelligence and Computing.","author":"Han L.","unstructured":"L. Han, Y. Ryu, and K. Yim. 2006. CATA: A Garbage Collection Scheme for Flash Memory File Systems. In International Conference on Ubiquitous Intelligence and Computing."},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 55th Annual Design Automation Conference (DAC '18)","author":"Ho C. C.","unstructured":"C. C. Ho, Y. C. Li, Y. H. Chang, and Y. M. Chang. 2018. Achieving Defect-free Multilevel 3D Flash Memories with One-shot Program Design. In Proceedings of the 55th Annual Design Automation Conference (DAC '18)."},{"key":"e_1_3_2_1_15_1","unstructured":"C. C. Ho Y. C. Li P. H. Lin W. C. Wang and Y. H. Chang. 2018. A Stride-Away Programming Scheme to Resolve Crash Recoverability and Data Readability Issues of Multi-Level-Cell Flash Memory."},{"key":"e_1_3_2_1_16_1","volume-title":"Postmark: A new file system benchmark. (January","author":"Katcher J.","year":"1997","unstructured":"J. Katcher. 1997. Postmark: A new file system benchmark. (January 1997)."},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the USENIX 1995 Technical Conference Proceedings (TCON'95)","author":"Kawaguchi A.","unstructured":"A. Kawaguchi, S. Nishioka, and H. Motoda. 1995. A Flash-memory Based File System. In Proceedings of the USENIX 1995 Technical Conference Proceedings (TCON'95)."},{"key":"e_1_3_2_1_18_1","volume-title":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM).","author":"Li P.","unstructured":"P. Li, Y. Zhang, D. Yin, and P. Xie. 2021. An Efficient Refresh Strategy of Flash Memory via High Delay Blocks in LDPC. In 2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)."},{"key":"e_1_3_2_1_19_1","unstructured":"R. S. Liu C. L. Yang and W. Wu. 2012. Optimizing NAND flash-based SSDs via retention relaxation. Target (2012)."},{"key":"e_1_3_2_1_20_1","volume-title":"Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories. In 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.","author":"Liu W.","unstructured":"W. Liu, J. Rho, and W. Sung. 2006. Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories. In 2006 IEEE Workshop on Signal Processing Systems Design and Implementation."},{"key":"e_1_3_2_1_21_1","volume-title":"2008 IEEE International Reliability Physics Symposium.","author":"Lue H. T.","unstructured":"H. T. Lue, T. H. Hsu, S. Y. Wang, E. K. Lai, K. Y. Hsieh, R. Liu, and C. Y. Lu. 2008. study of incremental step pulse programming (ISPP) and STI edge effect of BESONOS NAND Flash. In 2008 IEEE International Reliability Physics Symposium."},{"key":"e_1_3_2_1_22_1","volume-title":"2015 31st Symposium on Mass Storage Systems and Technologies (MSST).","author":"Luo Y.","unstructured":"Y. Luo, Y. Cai, S. Ghose, J. Choi, and O. Mutlu. 2015. WARM: Improving NAND flash memory lifetime with write-hotness aware retention management. In 2015 31st Symposium on Mass Storage Systems and Technologies (MSST)."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00050"},{"key":"e_1_3_2_1_24_1","volume-title":"Abstracts of the 2018 ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS '18)","author":"Luo Y.","unstructured":"Y. Luo, S. Ghose, Y. Cai, E. F. Haratsch, and O. Mutlu. 2018. Improving 3D NAND Flash Memory Lifetime by Tolerating Early Retention Loss and Process Variation. In Abstracts of the 2018 ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS '18)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3062768"},{"key":"e_1_3_2_1_26_1","volume-title":"2019 IEEE International Conference on Networking, Architecture and Storage (NAS).","author":"Lv Y.","unstructured":"Y. Lv, L. Shi, Q. Li, C. Gao, C. J. Xue, and E. Sha. 2019. Optimizing Tail Latency of LDPC based Flash Memory Storage Systems Via Smart Refresh. In 2019 IEEE International Conference on Networking, Architecture and Storage (NAS)."},{"key":"e_1_3_2_1_27_1","volume-title":"Rejuvenator: A Static Wear Leveling Algorithm for NAND Flash Memory with Minimized Overhead. In MSST.","author":"Murugan M.","year":"2011","unstructured":"M. Murugan and D. H. C. Du. 2011. Rejuvenator: A Static Wear Leveling Algorithm for NAND Flash Memory with Minimized Overhead. In MSST."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"H. Qin Y. Zhao D. Feng J. Liu and W. Tong. 2020. CeSR + Assisted LDPC: A Holistic Strategy to Improve MLC NAND Flash Reliability. IEEE Access (April 2020).","DOI":"10.1109\/ACCESS.2020.2985291"},{"key":"e_1_3_2_1_29_1","unstructured":"Exchange Trace. 2010. SNIA IOTTA Repository."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1367829.1367831"},{"key":"e_1_3_2_1_31_1","volume-title":"2015 31st Symposium on Mass Storage Systems and Technologies (MSST).","author":"Wang W.","unstructured":"W. Wang, T. Xie, A. Khoueir, and Y. Kim. 2015. Reducing MLC flash memory retention errors through Programming Initial Step Only. In 2015 31st Symposium on Mass Storage Systems and Technologies (MSST)."},{"key":"e_1_3_2_1_32_1","volume-title":"2016 IEEE 8th International Memory Workshop (IMW).","author":"Wu C.","unstructured":"C. Wu, H. Lue, T. Hsu, C. Hsieh, W. Chen, P. Du, C. Chiu, and C. Lu. 2016. Device Characteristics of Single-Gate Vertical Channel (SGVC) 3D NAND Flash Architecture. In 2016 IEEE 8th International Memory Workshop (IMW)."},{"key":"e_1_3_2_1_33_1","unstructured":"C. Yu Y. Gulay M. Onur H. Erich F. C. Adrian U. Osman S. and M. Ken. 2013. ERROR ANALYSIS AND RETENTION-AWARE ERROR MANAGEMENT FOR NAND FLASH MEMORY. Intel Technology Journal (2013)."}],"event":{"name":"SAC '24: 39th ACM\/SIGAPP Symposium on Applied Computing","location":"Avila Spain","acronym":"SAC '24","sponsor":["SIGAPP ACM Special Interest Group on Applied Computing"]},"container-title":["Proceedings of the 39th ACM\/SIGAPP Symposium on Applied Computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3605098.3635905","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3605098.3635905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:14Z","timestamp":1750178174000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3605098.3635905"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,8]]},"references-count":33,"alternative-id":["10.1145\/3605098.3635905","10.1145\/3605098"],"URL":"https:\/\/doi.org\/10.1145\/3605098.3635905","relation":{},"subject":[],"published":{"date-parts":[[2024,4,8]]},"assertion":[{"value":"2024-05-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}