{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:12:31Z","timestamp":1750219951563,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,17]],"date-time":"2023-06-17T00:00:00Z","timestamp":1686960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,17]]},"DOI":"10.1145\/3605507.3610626","type":"proceedings-article","created":{"date-parts":[[2024,6,26]],"date-time":"2024-06-26T10:29:14Z","timestamp":1719397754000},"page":"34-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["CADSS: Computer Architecture Design Simulator for Students"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2665-6310","authenticated-orcid":false,"given":"Brian P.","family":"Railing","sequence":"first","affiliation":[{"name":"Department of Computer Science, Carnegie Mellon University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[1] 2023. https:\/\/github.com\/bprail\/cadss_public"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2019.8651934"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"volume-title":"Benchmarking Modern Multiprocessors. Ph.\u00a0D. Dissertation","author":"Bienia Christian","key":"e_1_3_2_1_4_1","unstructured":"Christian Bienia. 2011. Benchmarking Modern Multiprocessors. Ph.\u00a0D. Dissertation. Princeton University."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/364447.364549"},{"key":"e_1_3_2_1_7_1","unstructured":"Victoria Caparr\u00f3s\u00a0Cabezas. 2017. A DAG-Based Approach to Modeling Bottlenecks on Modern Microarchitectures. Ph.\u00a0D. Dissertation. ETH Zurich."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2795122.2795124"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1177\/0037549709346279"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3338698.3338894"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FIE49875.2021.9637244"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TALE48000.2019.9225934"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/WCAE53984.2021.9707152"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3545945.3569726"},{"key":"e_1_3_2_1_19_1","volume-title":"A tool to model large caches. HP laboratories 27","author":"Muralimanohar Naveen","year":"2009","unstructured":"Naveen Muralimanohar, Rajeev Balasubramonian, and Norman\u00a0P Jouppi. 2009. CACTI 6.0: A tool to model large caches. HP laboratories 27 (2009), 28."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143490"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/WCAE53984.2021.9707149"},{"key":"e_1_3_2_1_22_1","first-page":"2","article-title":"Using Simulators for Teaching Computer Organization and","volume":"24","author":"Prasad C.","year":"2016","unstructured":"P.\u00a0W.\u00a0C. Prasad, Abeer Alsadoon, Azam Beg, and Anthony Chan. 2016. Using Simulators for Teaching Computer Organization and Architecture. Comput. Appl. Eng. Educ. 24, 2 (mar 2016), 215\u2013224.","journal-title":"Architecture. Comput. Appl. Eng. Educ."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1002\/cae.22034"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2776893"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FIE44824.2020.9273938"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2445196.2445296"},{"key":"e_1_3_2_1_27_1","first-page":"23","article-title":"A case for (partially) TAgged GEometric history length branch prediction","volume":"8","author":"Seznec Andr\u00e9","year":"2006","unstructured":"Andr\u00e9 Seznec and Pierre Michaud. 2006. A case for (partially) TAgged GEometric history length branch prediction. The Journal of Instruction-Level Parallelism 8 (2006), 23.","journal-title":"The Journal of Instruction-Level Parallelism"},{"volume-title":"Modern processor design: fundamentals of superscalar processors","author":"Shen John\u00a0Paul","key":"e_1_3_2_1_28_1","unstructured":"John\u00a0Paul Shen and Mikko\u00a0H Lipasti. 2013. Modern processor design: fundamentals of superscalar processors. Waveland Press."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3051457.3051466"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/WCAE53984.2021.9707147"},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of the 24th International Conference on Parallel Architectures and Compilation(PACT \u201915)","author":"Srikanth Sriseshan","year":"2015","unstructured":"Sriseshan Srikanth, Brian\u00a0P. Railing, and Thomas\u00a0M. Conte. 2015. Dynamically Reconfiguring Multi-Core Architectures using Task Graph based Analysis. In Proceedings of the 24th International Conference on Parallel Architectures and Compilation(PACT \u201915). ACM, New York, NY, USA."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3338698.3338888"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1121341.1121415"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","unstructured":"Jun Wang Jesse Beu Sudhakar Yalamanchili and Tom Conte. 2012. Designing Configurable Modifiable and Reusable Components for Simulation of Multicore Systems. In 2012 SC Companion: High Performance Computing Networking Storage and Analysis. 472\u2013476. https:\/\/doi.org\/10.1109\/SC.Companion.2012.67","DOI":"10.1109\/SC.Companion.2012.67"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698566"}],"event":{"name":"ISCA '23: The 50th Annual International Symposium on Computer Architecture","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Orlando FL USA","acronym":"ISCA '23"},"container-title":["Workshop on Computer Architecture Education"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3605507.3610626","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3605507.3610626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:03Z","timestamp":1750182543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3605507.3610626"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,17]]},"references-count":34,"alternative-id":["10.1145\/3605507.3610626","10.1145\/3605507"],"URL":"https:\/\/doi.org\/10.1145\/3605507.3610626","relation":{},"subject":[],"published":{"date-parts":[[2023,6,17]]},"assertion":[{"value":"2024-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}