{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:12:32Z","timestamp":1750219952057,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,17]],"date-time":"2023-06-17T00:00:00Z","timestamp":1686960000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Hahn Technology Grant"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,17]]},"DOI":"10.1145\/3605507.3610630","type":"proceedings-article","created":{"date-parts":[[2024,6,26]],"date-time":"2024-06-26T10:29:14Z","timestamp":1719397754000},"page":"9-16","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Visualization with Experiential Learning to Encourage Participation and Research in Computer Architecture"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-5217-8234","authenticated-orcid":false,"given":"Thomas Y.","family":"Yeh","sequence":"first","affiliation":[{"name":"Computer Science, University of California, Irvine, USA and Computer Science, Pomona College, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-1301-566X","authenticated-orcid":false,"given":"Maxwell","family":"Sterner","sequence":"additional","affiliation":[{"name":"University of Southern California, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-1118-7996","authenticated-orcid":false,"given":"Carl","family":"Bell","sequence":"additional","affiliation":[{"name":"Pomona College, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5512-4227","authenticated-orcid":false,"given":"Arisa Charlize","family":"Cowe","sequence":"additional","affiliation":[{"name":"Computer Science & Mathematics, Harvey Mudd College, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,6,26]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Lorin\u00a0W Anderson David\u00a0R Krathwohl Peter\u00a0W Airasian Kathleen\u00a0A Cruikshank Richard\u00a0E Mayer Paul\u00a0R Pintrich James Raths and Merlin\u00a0C Wittrock. 2000. A taxonomy for learning teaching and assessing: A revision of Bloom\u2019s taxonomy of educational objectives abridged edition."},{"key":"e_1_3_2_1_2_1","unstructured":"Carl Burch Kevin Walsh Theldo Vaud Franqueira Cruz and Berman Moshe. 2021. Logisim-evolution v3.7.2. https:\/\/github.com\/logisim-evolution\/logisim-evolution"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"S.J. Eggers J.S. Emer H.M. Levy J.L. Lo R.L. Stamm and D.M. Tullsen. 1997. Simultaneous multithreading: a platform for next-generation processors. IEEE Micro (1997).","DOI":"10.1109\/40.621209"},{"key":"e_1_3_2_1_4_1","unstructured":"[4] Philip Guo. 2014. https:\/\/cacm.acm.org\/blogs\/blog-cacm\/176450-python-is-now-the-most-popular-introductory-teaching-language-at-top-us-universities\/fulltext"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/SIET.2017.8304123"},{"key":"e_1_3_2_1_6_1","volume-title":"CPU implementation using only logisim simulator to achieve computer architecture learning outcome. Bulletin of Electrical Engineering and Informatics","author":"Hannats\u00a0Hanafi Ichsan Mochammad","year":"2020","unstructured":"Mochammad Hannats\u00a0Hanafi Ichsan and Wijaya Kurniawan. 2020. CPU implementation using only logisim simulator to achieve computer architecture learning outcome. Bulletin of Electrical Engineering and Informatics (2020)."},{"key":"e_1_3_2_1_7_1","volume-title":"Using Logisim-evolution for Teaching Datapath and Control. In 2021 ACM\/IEEE Workshop on Computer Architecture Education (WCAE).","author":"Kayaalp Mehmet","year":"2021","unstructured":"Mehmet Kayaalp. 2021. Using Logisim-evolution for Teaching Datapath and Control. In 2021 ACM\/IEEE Workshop on Computer Architecture Education (WCAE)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Jason Lowe-Power and Christopher Nitta. 2019. The Davis In-Order (DINO) CPU: A Teaching-Focused RISC-V CPU Design.","DOI":"10.1145\/3338698.3338892"},{"key":"e_1_3_2_1_9_1","volume-title":"Montecito: A Dual-Core, Dual-Thread Itanium Processor.","author":"McNairy Cameron","year":"2005","unstructured":"Cameron McNairy and Rohit Bhatia. 2005. Montecito: A Dual-Core, Dual-Thread Itanium Processor. (2005)."},{"key":"e_1_3_2_1_10_1","volume-title":"WACV 2023","author":"Nascimento M\u00a0Gennari\u00a0do","year":"2023","unstructured":"M\u00a0Gennari\u00a0do Nascimento, R\u00a0Fawcett V\u00a0Adrian\u00a0Prisacariu, and M Langhammer.2023. HyperBlock Floating Point: Generalized Quantization Scheme for Gradient and Inference Computation). WACV 2023 (2023)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Kunle Olukotun Basem\u00a0A. Nayfeh Lance Hammond Kenneth\u00a0G. Wilson and Kunyung Chang. 1996. The case for a single-chip multiprocessor. In ASPLOS VII.","DOI":"10.1145\/237090.237140"},{"key":"e_1_3_2_1_12_1","unstructured":"David\u00a0A. Patterson and John\u00a0L. Hennessy.2016. Computer Organization and Design: The Hardware Software Interface ARM Edition."},{"key":"e_1_3_2_1_13_1","volume-title":"Shared Microexponents: A Little Shifting Goes a Long Way. arxiv:2302.08007\u00a0[cs.LG]","author":"Rouhani Bita","year":"2023","unstructured":"Bita Rouhani, Ritchie Zhao, Venmugil Elango, Rasoul Shafipour, Mathew Hall, Maral Mesmakhosroshahi, Ankit More, Levi Melnick, Maximilian Golub, Girish Varatkar, Lei Shao, Gaurav Kolhe, Dimitry Melts, Jasmine Klar, Renee L\u2019Heureux, Matt Perry, Doug Burger, Eric Chung, Zhaoxia Deng, Sam Naghshineh, Jongsoo Park, and Maxim Naumov. 2023. Shared Microexponents: A Little Shifting Goes a Long Way. arxiv:2302.08007\u00a0[cs.LG]"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FIE44824.2020.9273938"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2445196.2445296"},{"key":"e_1_3_2_1_16_1","volume-title":"Teaching computer architecture through simulation: (a brief evaluation of CPU simulators). Journal of Computing Sciences in Colleges","author":"Stanley Timothy","year":"2012","unstructured":"Timothy Stanley, Vasu Chetty, Matthew Styles, Shin-Young Jung, Fabricio Duarte, Tin-Wai Lee, Michael Gunter, and Leslie Fife. 2012. Teaching computer architecture through simulation: (a brief evaluation of CPU simulators). Journal of Computing Sciences in Colleges (2012)."},{"key":"e_1_3_2_1_17_1","unstructured":"Daniel Taipala. 2014. Teaching Computer Architecture in an Online Learning Environment Using Simulation and Peer Instruction. J. Comput. Sci. Coll. (2014)."},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 39th International Conference on Machine Learning.","author":"Yeh Thomas","year":"2022","unstructured":"Thomas Yeh, Max Sterner, Zerlina Lai, Brandon Chuang, and Alexander Ihler. 2022. Be Like Water: Adaptive Floating Point for Machine Learning. In Proceedings of the 39th International Conference on Machine Learning."},{"key":"e_1_3_2_1_19_1","volume-title":"Computer Architecture and Mental Models. In 36th SIGCSE Technical Symposium on Computer Science Eduation.","author":"Yehezkel Cecile","year":"2005","unstructured":"Cecile Yehezkel, Mordechai Ben-Ari, and Tommy Dreyfus. 2005. Computer Architecture and Mental Models. In 36th SIGCSE Technical Symposium on Computer Science Eduation."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"Sai\u00a0Qian Zhang Bradley McDanel and H.\u00a0T. Kung.2021. FAST: DNN Training Under Variable Precision Block Floating Point with Stochastic Rounding.","DOI":"10.1109\/HPCA53966.2022.00067"},{"key":"e_1_3_2_1_21_1","unstructured":"[21] Stuart Zweben and Betsy Bizot. 2022. https:\/\/cra.org\/crn\/wp-content\/uploads\/sites\/7\/2023\/05\/2022-Taulbee-Survey-Final.pdf"}],"event":{"name":"ISCA '23: The 50th Annual International Symposium on Computer Architecture","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Orlando FL USA","acronym":"ISCA '23"},"container-title":["Workshop on Computer Architecture Education"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3605507.3610630","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3605507.3610630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:03Z","timestamp":1750182543000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3605507.3610630"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,17]]},"references-count":21,"alternative-id":["10.1145\/3605507.3610630","10.1145\/3605507"],"URL":"https:\/\/doi.org\/10.1145\/3605507.3610630","relation":{},"subject":[],"published":{"date-parts":[[2023,6,17]]},"assertion":[{"value":"2024-06-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}