{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T00:54:09Z","timestamp":1772499249792,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,6,16]],"date-time":"2023-06-16T00:00:00Z","timestamp":1686873600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Technical University Sofia, branch Plovdiv"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,6,16]]},"DOI":"10.1145\/3606305.3606312","type":"proceedings-article","created":{"date-parts":[[2023,9,12]],"date-time":"2023-09-12T16:18:41Z","timestamp":1694535521000},"page":"19-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Secure Heterogeneous Architecture based on RISC-V and root-of-trust"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-6142-1188","authenticated-orcid":false,"given":"Stefan","family":"Stoyanov","sequence":"first","affiliation":[{"name":"Technical University Sofia, branch Plovdiv, Bulgaria"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9227-0603","authenticated-orcid":false,"given":"Nikolay","family":"Kakanakov","sequence":"additional","affiliation":[{"name":"Technical University Sofia, branch Plovdiv, Bulgaria"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1420-6520","authenticated-orcid":false,"given":"Maria","family":"Marinova","sequence":"additional","affiliation":[{"name":"Technical University Sofia, branch Plovdiv, Bulgaria"}]}],"member":"320","published-online":{"date-parts":[[2023,9,12]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2965925"},{"key":"e_1_3_2_1_2_1","volume-title":"How Secure Are RISC-V Chips?","year":"2023","unstructured":"\u201c How Secure Are RISC-V Chips? \u201d, online: https:\/\/semiengineering.com\/how-secure-are-risc-v-chips\/, [ February , 2023 ] \u201cHow Secure Are RISC-V Chips?\u201d, online: https:\/\/semiengineering.com\/how-secure-are-risc-v-chips\/, [February, 2023]"},{"key":"e_1_3_2_1_3_1","volume-title":"A Survey on RISC-V Security: Hardware and Architecture","author":"TAO","year":"2021","unstructured":"TAO LU , \u201c A Survey on RISC-V Security: Hardware and Architecture \u201d, eprint arXiv:2107.04175, 2021 TAO LU, \u201cA Survey on RISC-V Security: Hardware and Architecture\u201d, eprint arXiv:2107.04175, 2021"},{"key":"e_1_3_2_1_4_1","volume-title":"About RISC-V","year":"2023","unstructured":"\u201c About RISC-V \u201d, online: risc-v.org, [ February , 2023 ] \u201cAbout RISC-V\u201d, online: risc-v.org, [February, 2023]"},{"key":"e_1_3_2_1_5_1","volume-title":"Arm \u00ae TrustZone \u00ae Technology vs RISC-V MultiZone TM Security","year":"2019","unstructured":"\u201c Arm \u00ae TrustZone \u00ae Technology vs RISC-V MultiZone TM Security \u201d, online: risc-v.org, April , 2019 \u201cArm \u00ae TrustZone \u00ae Technology vs RISC-V MultiZone TM Security\u201d, online: risc-v.org, April, 2019"},{"key":"e_1_3_2_1_6_1","volume-title":"The Complete Cyber Security Course","author":"House Nathan","year":"2017","unstructured":"Nathan House , \u201c The Complete Cyber Security Course , Volume I , HACKERS Exposed\u201d, London : StationX , 2017 Nathan House, \u201cThe Complete Cyber Security Course, Volume I, HACKERS Exposed\u201d, London: StationX, 2017"},{"key":"e_1_3_2_1_7_1","volume-title":"Cybersecurity","author":"Meng Dan","year":"2018","unstructured":"Dan Meng , Rui Hou , Gang Shi , Bibo Tu , Aimin Yu , Ziyuan Zhu , Xiaoqi Jia and Peng Li ,. \u201c Security-first architecture: deploying physically isolated active security processors for safeguarding the future of computing \u201d, Meng etal. Cybersecurity , 2018 Dan Meng, Rui Hou, Gang Shi, Bibo Tu, Aimin Yu, Ziyuan Zhu, Xiaoqi Jia and Peng Li,. \u201cSecurity-first architecture: deploying physically isolated active security processors for safeguarding the future of computing\u201d, Meng etal. Cybersecurity, 2018"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Trong-Thuc Hoang Ckristian Duran Ronaldo Serrano Marco Sarmiento Khai-Duy Nguyen Akira Tsukamoto Kuniyasu Suzaki Cong-Kha Pham \"Trusted Execution Environment Hardware by Isolated Heterogeneous Architecture for Key Scheduling\" IEEE Access April 12 2022  Trong-Thuc Hoang Ckristian Duran Ronaldo Serrano Marco Sarmiento Khai-Duy Nguyen Akira Tsukamoto Kuniyasu Suzaki Cong-Kha Pham \"Trusted Execution Environment Hardware by Isolated Heterogeneous Architecture for Key Scheduling\" IEEE Access April 12 2022","DOI":"10.1109\/ACCESS.2022.3169767"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Trong-Thuc Hoang Ckristian Duran Duc-Thinh Nguyen-Hoang1 Duc-Hung Le Kuniyasu Suzaki Cong-Kha Pham \"Quick Boot of Trusted Execution Environment With Hardware Accelerators\" IEEE Access March 13 2020  Trong-Thuc Hoang Ckristian Duran Duc-Thinh Nguyen-Hoang1 Duc-Hung Le Kuniyasu Suzaki Cong-Kha Pham \"Quick Boot of Trusted Execution Environment With Hardware Accelerators\" IEEE Access March 13 2020","DOI":"10.1109\/ACCESS.2020.2987617"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344637"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570564307"},{"key":"e_1_3_2_1_12_1","volume-title":"October 29, 2021, [February","unstructured":"\u201c Hardware Root of Trust: Everything you need to know\u201c, online: https:\/\/www.rambus.com\/blogs\/hardware-root-of-trust\/ , October 29, 2021, [February , 2023] \u201cHardware Root of Trust: Everything you need to know\u201c, online: https:\/\/www.rambus.com\/blogs\/hardware-root-of-trust\/, October 29, 2021, [February, 2023]"},{"key":"e_1_3_2_1_13_1","volume-title":"RISC-V Foundation","author":"Waterman A.","year":"2022","unstructured":"A. Waterman , K. Asanovic , and J. Hauser , \u201c The RISC-V Instruction Set Manual Volume II: Privileged Architecture, Document Version 1.12-draft ,\u201d RISC-V Foundation , Jul , 2022 . A. Waterman, K. Asanovic, and J. Hauser, \u201cThe RISC-V Instruction Set Manual Volume II: Privileged Architecture, Document Version 1.12-draft,\u201d RISC-V Foundation, Jul, 2022."},{"key":"e_1_3_2_1_14_1","volume-title":"IEEE Standards Association Corporate Advisory Group","author":"SystemVerilog\u2014Unified Hardware IEEE","year":"2017","unstructured":"\" IEEE Standard for SystemVerilog\u2014Unified Hardware Design, Specification, and Verification Language\" , IEEE Standards Association Corporate Advisory Group , 2017 \"IEEE Standard for SystemVerilog\u2014Unified Hardware Design, Specification, and Verification Language\", IEEE Standards Association Corporate Advisory Group, 2017"},{"key":"e_1_3_2_1_15_1","volume-title":"RISC-V Software Ecosystem","year":"2015","unstructured":"\u201c RISC-V Software Ecosystem \u201d, https:\/\/riscv.org\/wp-content\/uploads\/ 2015 \/01\/riscv-software-toolchain-workshop-jan2015.pdf, [March,2023] \u201cRISC-V Software Ecosystem\u201d, https:\/\/riscv.org\/wp-content\/uploads\/2015\/01\/riscv-software-toolchain-workshop-jan2015.pdf, [March,2023]"},{"key":"e_1_3_2_1_16_1","volume-title":"The RISC-V ISA Simulator (Spike)","year":"2023","unstructured":"\u201c The RISC-V ISA Simulator (Spike) \u201d, https:\/\/chipyard.readthedocs.io\/en\/stable\/Software\/Spike.html, [ March , 2023 ] \u201cThe RISC-V ISA Simulator (Spike)\u201d, https:\/\/chipyard.readthedocs.io\/en\/stable\/Software\/Spike.html, [March, 2023]"}],"event":{"name":"CompSysTech '23: International Conference on Computer Systems and Technologies 2023","location":"Ruse Bulgaria","acronym":"CompSysTech '23"},"container-title":["Proceedings of the 24th International Conference on Computer Systems and Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3606305.3606312","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3606305.3606312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:47:08Z","timestamp":1750178828000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3606305.3606312"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,16]]},"references-count":16,"alternative-id":["10.1145\/3606305.3606312","10.1145\/3606305"],"URL":"https:\/\/doi.org\/10.1145\/3606305.3606312","relation":{},"subject":[],"published":{"date-parts":[[2023,6,16]]},"assertion":[{"value":"2023-09-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}