{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:09:20Z","timestamp":1750219760124,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,9,17]],"date-time":"2023-09-17T00:00:00Z","timestamp":1694908800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,9,17]]},"DOI":"10.1145\/3607890.3608467","type":"proceedings-article","created":{"date-parts":[[2024,1,20]],"date-time":"2024-01-20T01:54:46Z","timestamp":1705715686000},"page":"5-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Work-in-Progress: mixing computation and interaction on FPGA"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1495-9605","authenticated-orcid":false,"given":"Lo\u00efc","family":"Sylvestre","sequence":"first","affiliation":[{"name":"Sorbonne Universit\u00e9, CNRS, LIP6, Sorbonne Universit\u00e9, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2400-9523","authenticated-orcid":false,"given":"Emmanuel","family":"Chailloux","sequence":"additional","affiliation":[{"name":"Sorbonne Universit\u00e9, CNRS, LIP6, Sorbonne Universit\u00e9, Paris, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4763-8163","authenticated-orcid":false,"given":"Jocelyn","family":"S\u00e9rot","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Clermont Auvergne, CNRS, Clermont Auvergne INP, Institut Pascal, Universit\u00e9 Clermont Auvergne, Clermont-Ferrand, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,1,19]]},"reference":[{"volume-title":"Proceedings of the 49th Annual Design Automation Conference (DAC '12)","author":"J","key":"e_1_3_2_1_1_1","unstructured":"J Bachrach et al. 2012. Chisel: constructing hardware in a Scala embedded language. In Proceedings of the 49th Annual Design Automation Conference (DAC '12), 1216--1225."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805826"},{"key":"e_1_3_2_1_3_1","first-page":"2","article-title":"SRAM-based FPGA systems for safety-critical applications: A survey on design standards and proposed methodologies","volume":"30","author":"Bernardeschi C","year":"2015","unstructured":"C Bernardeschi, L Cassano, and A Domenici. 2015. SRAM-based FPGA systems for safety-critical applications: A survey on design standards and proposed methodologies. Journal of Computer Science and Technology (JCST), 30, 2, 373.","journal-title":"Journal of Computer Science and Technology (JCST)"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02811340"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2380356.2380394"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1017753.1017792"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(04)80820-X"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3358183"},{"key":"e_1_3_2_1_9_1","volume-title":"Real-Time: Theory in Practice: REX Workshop Mook","author":"Rocheteau F","year":"1992","unstructured":"F Rocheteau and N Halbwachs. 1992. Implementing reactive programs on circuits a hardware implementation of Lustre. In Real-Time: Theory in Practice: REX Workshop Mook 1991. Springer, 195--208."},{"key":"e_1_3_2_1_10_1","volume-title":"18th International Conference on Application of Concurrency to System Design (ACSD). IEEE, 95--104","author":"Schulz-Rosengarten A","year":"2018","unstructured":"A Schulz-Rosengarten, S Smyth, R von Hanxleden, and M Mendler. 2018. On reconciling concurrency, sequentiality and determinacy for reactive systems---A sequentially constructive circuit semantics for Esterel. In 18th International Conference on Application of Concurrency to System Design (ACSD). IEEE, 95--104."},{"key":"e_1_3_2_1_11_1","first-page":"2","article-title":"Accelerating OCaml programs on FPGA","volume":"51","author":"Sylvestre L","year":"2023","unstructured":"L Sylvestre, E Chailloux, and J S\u00e9rot. 2023. Accelerating OCaml programs on FPGA. International Journal of Parallel Programming (IJPP), 51, 2--3, 186--207.","journal-title":"International Journal of Parallel Programming (IJPP)"}],"event":{"name":"EMSOFT '23: International Conference on Embedded Software","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","CEDA","IEEE CAS"],"location":"Hamburg Germany","acronym":"EMSOFT '23"},"container-title":["Proceedings of the International Conference on Embedded Software"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3607890.3608467","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3607890.3608467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:37:06Z","timestamp":1750178226000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3607890.3608467"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,17]]},"references-count":11,"alternative-id":["10.1145\/3607890.3608467","10.1145\/3607890"],"URL":"https:\/\/doi.org\/10.1145\/3607890.3608467","relation":{},"subject":[],"published":{"date-parts":[[2023,9,17]]},"assertion":[{"value":"2024-01-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}