{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T15:58:18Z","timestamp":1782316698996,"version":"3.54.5"},"reference-count":144,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T00:00:00Z","timestamp":1705104000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"crossref","award":["2021ZD0114703"],"award-info":[{"award-number":["2021ZD0114703"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["62034007, 61974133, and 62141404"],"award-info":[{"award-number":["62034007, 61974133, and 62141404"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"SGC Cooperation Project","award":["M-0612"],"award-info":[{"award-number":["M-0612"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2024,1,31]]},"abstract":"<jats:p>Given the stringent requirements of energy efficiency for Internet-of-Things edge devices, approximate multipliers, as a basic component of many processors and accelerators, have been constantly proposed and studied for decades, especially in error-resilient applications. The computation error and energy efficiency largely depend on how and where the approximation is introduced into a design. Thus, this article aims to provide a comprehensive review of the approximation techniques in multiplier designs ranging from algorithms and architectures to circuits. We have implemented representative approximate multiplier designs in each category to understand the impact of the design techniques on accuracy and efficiency. The designs can then be effectively deployed in high-level applications, such as machine learning, to gain energy efficiency at the cost of slight accuracy loss.<\/jats:p>","DOI":"10.1145\/3610291","type":"journal-article","created":{"date-parts":[[2023,7,24]],"date-time":"2023-07-24T12:15:22Z","timestamp":1690200922000},"page":"1-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":45,"title":["A Survey on Approximate Multiplier Designs for Energy Efficiency: From Algorithms to Circuits"],"prefix":"10.1145","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4898-9343","authenticated-orcid":false,"given":"Ying","family":"Wu","sequence":"first","affiliation":[{"name":"Zhejiang University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1151-9022","authenticated-orcid":false,"given":"Chuangtao","family":"Chen","sequence":"additional","affiliation":[{"name":"Zhejiang University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6232-4460","authenticated-orcid":false,"given":"Weihua","family":"Xiao","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1122-9818","authenticated-orcid":false,"given":"Xuan","family":"Wang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6508-2639","authenticated-orcid":false,"given":"Chenyi","family":"Wen","sequence":"additional","affiliation":[{"name":"Zhejiang University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8849-4994","authenticated-orcid":false,"given":"Jie","family":"Han","sequence":"additional","affiliation":[{"name":"University of Alberta, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4656-9545","authenticated-orcid":false,"given":"Xunzhao","family":"Yin","sequence":"additional","affiliation":[{"name":"Zhejiang University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5129-9431","authenticated-orcid":false,"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2610-7522","authenticated-orcid":false,"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[{"name":"Zhejiang University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2024,1,13]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2019.8766229"},{"key":"e_1_3_2_3_2","first-page":"152859","article-title":"Energy and area efficient imprecise compressors for approximate multiplication at nanoscale","volume":"110","author":"Ahmadinejad Mohammad","year":"2019","unstructured":"Mohammad Ahmadinejad, Mohammad H. Moaiyeri, and Farnaz Sabetzadeh. 2019. Energy and area efficient imprecise compressors for approximate multiplication at nanoscale. AEU-International Journal of Electronics and Communications 110 (2019), 152859.","journal-title":"AEU-International Journal of Electronics and Communications"},{"key":"e_1_3_2_4_2","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1109\/ARITH.2016.25","volume-title":"2016 IEEE 23rd Symposium on Computer Arithmetic (ARITH)","author":"Ahmed Syed E.","year":"2016","unstructured":"Syed E. Ahmed, Sanket Kadam, and M. B. Srinivas. 2016. An iterative logarithmic multiplier with improved precision. In 2016 IEEE 23rd Symposium on Computer Arithmetic (ARITH). IEEE, 104\u2013111."},{"key":"e_1_3_2_5_2","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1007\/s11265-018-1350-2","article-title":"An improved logarithmic multiplier for media processing","volume":"91","author":"Ahmed Syed Ershad","year":"2019","unstructured":"Syed Ershad Ahmed and M. B. Srinivas. 2019. An improved logarithmic multiplier for media processing. Journal of Signal Processing Systems 91 (2019), 561\u2013574.","journal-title":"Journal of Signal Processing Systems"},{"issue":"4","key":"e_1_3_2_6_2","doi-asserted-by":"crossref","first-page":"1352","DOI":"10.1109\/TVLSI.2016.2643003","article-title":"Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers","volume":"25","author":"Akbari Omid","year":"2017","unstructured":"Omid Akbari, Mehdi Kamal, Ali Afzali-Kusha, and Massoud Pedram. 2017. Dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 4 (2017), 1352\u20131361.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_7_2","doi-asserted-by":"crossref","first-page":"413","DOI":"10.23919\/DATE.2018.8342045","volume-title":"2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Akbari Omid","year":"2018","unstructured":"Omid Akbari, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, and Muhammad Shafique. 2018. PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 413\u2013418."},{"issue":"2","key":"e_1_3_2_8_2","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/LES.2017.2778341","article-title":"A novel heterogeneous approximate multiplier for low power and high performance","volume":"10","author":"Alouani Ihsen","year":"2017","unstructured":"Ihsen Alouani, Hamzeh Ahangari, Ozcan Ozturk, and Smail Niar. 2017. A novel heterogeneous approximate multiplier for low power and high performance. IEEE Embedded Systems Letters 10, 2 (2017), 45\u201348.","journal-title":"IEEE Embedded Systems Letters"},{"key":"e_1_3_2_9_2","doi-asserted-by":"crossref","first-page":"928","DOI":"10.23919\/DATE.2019.8714868","volume-title":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Ansari Mohammad S.","year":"2019","unstructured":"Mohammad S. Ansari, Bruce F. Cockburn, and Jie Han. 2019. A hardware-efficient logarithmic multiplier with improved accuracy. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 928\u2013931."},{"issue":"4","key":"e_1_3_2_10_2","doi-asserted-by":"crossref","first-page":"614","DOI":"10.1109\/TC.2020.2992113","article-title":"An improved logarithmic multiplier for energy-efficient neural computing","volume":"70","author":"Ansari Mohammad S.","year":"2020","unstructured":"Mohammad S. Ansari, Bruce F. Cockburn, and Jie Han. 2020. An improved logarithmic multiplier for energy-efficient neural computing. IEEE Trans. Comput. 70, 4 (2020), 614\u2013625.","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"e_1_3_2_11_2","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1109\/TVLSI.2019.2940943","article-title":"Improving the accuracy and hardware efficiency of neural networks using approximate multipliers","volume":"28","author":"Ansari Mohammad S.","year":"2019","unstructured":"Mohammad S. Ansari, Vojtech Mrazek, Bruce F. Cockburn, Lukas Sekanina, Zdenek Vasicek, and Jie Han. 2019. Improving the accuracy and hardware efficiency of neural networks using approximate multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28, 2 (2019), 317\u2013328.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_12_2","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1016\/j.vlsi.2017.09.010","article-title":"An energy and area efficient 4:2 compressor based on FinFETs","volume":"60","author":"Arasteh Armineh","year":"2018","unstructured":"Armineh Arasteh, Mohammad H. Moaiyeri, MohammadReza Taheri, Keivan Navi, and Nader Bagherzadeh. 2018. An energy and area efficient 4:2 compressor based on FinFETs. Integration 60 (2018), 224\u2013231.","journal-title":"Integration"},{"key":"e_1_3_2_13_2","volume-title":"Using an Approximate Multiplier in a One-dimensional Array Architecture for Real-time Convolution","author":"Ashtaputre Sunil","year":"1985","unstructured":"Sunil Ashtaputre, Carla D. Savage, and Wesley E. Snyder. 1985. Using an Approximate Multiplier in a One-dimensional Array Architecture for Real-time Convolution. Technical Report. North Carolina State University. Center for Communications and Signal Processing."},{"issue":"15","key":"e_1_3_2_14_2","doi-asserted-by":"crossref","first-page":"2787","DOI":"10.1016\/j.comnet.2010.05.010","article-title":"The Internet of Things: A survey","volume":"54","author":"Atzori Luigi","year":"2010","unstructured":"Luigi Atzori, Antonio Iera, and Giacomo Morabito. 2010. The Internet of Things: A survey. Computer Networks 54, 15 (2010), 2787\u20132805.","journal-title":"Computer Networks"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.07.001"},{"key":"e_1_3_2_16_2","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/1840845.1840876","volume-title":"Proceedings of the 16th ACM\/IEEE International Symposium on Low Power Electronics and Design","author":"Baran Dursun","year":"2010","unstructured":"Dursun Baran, Mustafa Aktan, and Vojin G. Oklobdzija. 2010. Energy efficient implementation of parallel CMOS multipliers with improved compressors. In Proceedings of the 16th ACM\/IEEE International Symposium on Low Power Electronics and Design. 147\u2013152."},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783335"},{"key":"e_1_3_2_18_2","first-page":"1","volume-title":"2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC)","author":"Brandalero Marcelo","year":"2018","unstructured":"Marcelo Brandalero, Antonio Carlos S. Beck, Luigi Carro, and Muhammad Shafique. 2018. Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications. In 2018 55th ACM\/ESDA\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136."},{"key":"e_1_3_2_19_2","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/ESSCIRC.2016.7598342","volume-title":"ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference","author":"Camus Vincent","year":"2016","unstructured":"Vincent Camus, Jeremy Schlachter, Christian Enz, Michael Gautschi, and Frank K. Gurkaynak. 2016. Approximate 32-bit floating-point unit design with 53% power-area product reduction. In ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference. 465\u2013468. 10.1109\/ESSCIRC.2016.7598342"},{"issue":"4","key":"e_1_3_2_20_2","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/5.371964","article-title":"Minimizing power consumption in digital CMOS circuits","volume":"83","author":"Chandrakasan Anantha P.","year":"1995","unstructured":"Anantha P. Chandrakasan and Robert W. Brodersen. 1995. Minimizing power consumption in digital CMOS circuits. Proc. IEEE 83, 4 (1995), 498\u2013523.","journal-title":"Proc. IEEE"},{"issue":"10","key":"e_1_3_2_21_2","doi-asserted-by":"crossref","first-page":"1985","DOI":"10.1109\/TCSI.2004.835683","article-title":"Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits","volume":"51","author":"Chang Chip-Hong","year":"2004","unstructured":"Chip-Hong Chang, Jiangmin Gu, and Mingyan Zhang. 2004. Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits. IEEE Transactions on Circuits and Systems I: Regular Papers 51, 10 (2004), 1985\u20131997.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"10","key":"e_1_3_2_22_2","doi-asserted-by":"crossref","first-page":"2473","DOI":"10.1109\/TC.2021.3131850","article-title":"PAM: A piecewise-linearly-approximated floating-point multiplier with unbiasedness and configurability","volume":"71","author":"Chen Chuangtao","year":"2021","unstructured":"Chuangtao Chen, Weikang Qian, Mohsen Imani, Xunzhao Yin, and Cheng Zhuo. 2021. PAM: A piecewise-linearly-approximated floating-point multiplier with unbiasedness and configurability. IEEE Trans. Comput. 71, 10 (2021), 2473\u20132486.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_23_2","first-page":"1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Chen Chuangtao","year":"2020","unstructured":"Chuangtao Chen, Sen Yang, Weikang Qian, Mohsen Imani, Xunzhao Yin, and Cheng Zhuo. 2020. Optimally approximated and unbiased floating-point multiplier with runtime configurability. In Proceedings of the 39th International Conference on Computer-Aided Design. 1\u20139."},{"issue":"7","key":"e_1_3_2_24_2","doi-asserted-by":"crossref","first-page":"1322","DOI":"10.1109\/TVLSI.2012.2205953","article-title":"Energy-efficient digital signal processing via voltage-overscaling-based residue number system","volume":"21","author":"Chen Jienan","year":"2012","unstructured":"Jienan Chen and Jianhao Hu. 2012. Energy-efficient digital signal processing via voltage-overscaling-based residue number system. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21, 7 (2012), 1322\u20131332.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"3","key":"e_1_3_2_25_2","doi-asserted-by":"crossref","first-page":"594","DOI":"10.1109\/TCSI.2011.2167275","article-title":"A high-accuracy adaptive conditional-probability estimator for fixed-width Booth multipliers","volume":"59","author":"Chen Yuan-Ho","year":"2011","unstructured":"Yuan-Ho Chen and Tsin-Yuan Chang. 2011. A high-accuracy adaptive conditional-probability estimator for fixed-width Booth multipliers. IEEE Transactions on Circuits and Systems I: Regular Papers 59, 3 (2011), 594\u2013603.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"5","key":"e_1_3_2_26_2","doi-asserted-by":"crossref","first-page":"522","DOI":"10.1109\/TVLSI.2004.825853","article-title":"Design of low-error fixed-width modified Booth multiplier","volume":"12","author":"Cho Kyung-Ju","year":"2004","unstructured":"Kyung-Ju Cho, Kwang-Chul Lee, Jin-Gyun Chung, and Keshab K. Parhi. 2004. Design of low-error fixed-width modified Booth multiplier. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 12, 5 (2004), 522\u2013531.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_27_2","article-title":"Training deep neural networks with low precision multiplications","author":"Courbariaux Matthieu","year":"2014","unstructured":"Matthieu Courbariaux, Yoshua Bengio, and Jean-Pierre David. 2014. Training deep neural networks with low precision multiplications. arXiv preprint arXiv:1412.7024 (2014).","journal-title":"arXiv preprint arXiv:1412.7024"},{"key":"e_1_3_2_28_2","first-page":"349","article-title":"Some schemes for parallel multipliers","volume":"34","author":"Dadda Luigi","year":"1965","unstructured":"Luigi Dadda. 1965. Some schemes for parallel multipliers. Alta Frequenza 34 (1965), 349\u2013356.","journal-title":"Alta Frequenza"},{"key":"e_1_3_2_29_2","doi-asserted-by":"crossref","first-page":"199","DOI":"10.1109\/VLSISP.1996.558332","volume-title":"VLSI Signal Processing, Ix","author":"Angel Edwin de","year":"1996","unstructured":"Edwin de Angel and E. E. Swartzlander. 1996. Low power para llel multipliers. In VLSI Signal Processing, Ix. IEEE, 199\u2013208."},{"key":"e_1_3_2_30_2","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1109\/CVPR.2009.5206848","volume-title":"2009 IEEE Conference on Computer Vision and Pattern Recognition","author":"Deng Jia","year":"2009","unstructured":"Jia Deng, Wei Dong, Richard Socher, Li-Jia Li, Kai Li, and Li Fei-Fei. 2009. ImageNet: A large-scale hierarchical image database. In 2009 IEEE Conference on Computer Vision and Pattern Recognition. IEEE, 248\u2013255."},{"issue":"10","key":"e_1_3_2_31_2","doi-asserted-by":"crossref","first-page":"3123","DOI":"10.1109\/TCAD.2019.2957724","article-title":"Energy-efficient real-time UAV object detection on embedded platforms","volume":"39","author":"Deng Jianing","year":"2019","unstructured":"Jianing Deng, Zhiguo Shi, and Cheng Zhuo. 2019. Energy-efficient real-time UAV object detection on embedded platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 10 (2019), 3123\u20133127.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"6","key":"e_1_3_2_32_2","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1109\/MSP.2012.2211477","article-title":"The MNIST database of handwritten digit images for machine learning research","volume":"29","author":"Deng Li","year":"2012","unstructured":"Li Deng. 2012. The MNIST database of handwritten digit images for machine learning research. IEEE Signal Processing Magazine 29, 6 (2012), 141\u2013142.","journal-title":"IEEE Signal Processing Magazine"},{"key":"e_1_3_2_33_2","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/ASPDAC.2014.6742890","volume-title":"2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Du Zidong","year":"2014","unstructured":"Zidong Du, Krishna Palem, Avinash Lingamneni, Olivier Temam, Yunji Chen, and Chengyong Wu. 2014. Leveraging the error resilience of machine-learning applications for designing highly energy efficient accelerators. In 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 201\u2013206."},{"issue":"12","key":"e_1_3_2_34_2","doi-asserted-by":"crossref","first-page":"4169","DOI":"10.1109\/TCSI.2018.2839266","article-title":"Approximate multipliers based on new approximate compressors","volume":"65","author":"Esposito Darjn","year":"2018","unstructured":"Darjn Esposito, Antonio Giuseppe Maria Strollo, Ettore Napoli, Davide De Caro, and Nicola Petra. 2018. Approximate multipliers based on new approximate compressors. IEEE Transactions on Circuits and Systems I: Regular Papers 65, 12 (2018), 4169\u20134182.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_2_35_2","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/CADS.2013.6714233","volume-title":"The 17th CSI International Symposium on Computer Architecture & Digital Systems (CADS 2013)","author":"Farshchi Farzad","year":"2013","unstructured":"Farzad Farshchi, Muhammad S. Abrishami, and Sied M. Fakhraie. 2013. New approximate multiplier for low power digital signal processing. In The 17th CSI International Symposium on Computer Architecture & Digital Systems (CADS 2013). IEEE, 25\u201330."},{"issue":"10","key":"e_1_3_2_36_2","doi-asserted-by":"crossref","first-page":"2971","DOI":"10.1109\/TVLSI.2017.2723475","article-title":"Fast binary counters based on symmetric stacking","volume":"25","author":"Fritz Christopher","year":"2017","unstructured":"Christopher Fritz and Adly T. Fam. 2017. Fast binary counters based on symmetric stacking. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 10 (2017), 2971\u20132975.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"14","key":"e_1_3_2_37_2","doi-asserted-by":"crossref","first-page":"2627","DOI":"10.1016\/S1352-2310(97)00447-0","article-title":"Artificial neural networks (the multilayer perceptron)\u2013a review of applications in the atmospheric sciences","volume":"32","author":"Gardner Matt W.","year":"1998","unstructured":"Matt W. Gardner and S. R. Dorling. 1998. Artificial neural networks (the multilayer perceptron)\u2013a review of applications in the atmospheric sciences. Atmospheric Environment 32, 14-15 (1998), 2627\u20132636.","journal-title":"Atmospheric Environment"},{"key":"e_1_3_2_38_2","first-page":"149","volume-title":"18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.","author":"Govindu Gokul","year":"2004","unstructured":"Gokul Govindu, Ling Zhuo, Seonil Choi, and Viktor Prasanna. 2004. Analysis of high-performance floating-point arithmetic on FPGAs. In 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.149. 10.1109\/IPDPS.2004.1303135"},{"key":"e_1_3_2_39_2","first-page":"235","volume-title":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Guo Chuliang","year":"2020","unstructured":"Chuliang Guo, Li Zhang, Xian Zhou, Weikang Qian, and Cheng Zhuo. 2020. A reconfigurable approximate multiplier for quantized CNN applications. In 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 235\u2013240."},{"key":"e_1_3_2_40_2","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1109\/ASP-DAC47756.2020.9045546","volume-title":"2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Guo Yi","year":"2020","unstructured":"Yi Guo, Heming Sun, and Shinji Kimura. 2020. Small-area and low-power FPGA-based multipliers using approximate elementary modules. In 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 599\u2013604."},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"issue":"1","key":"e_1_3_2_42_2","first-page":"6","article-title":"Multipliers with approximate 4\u20132 compressors and error recovery modules","volume":"10","author":"Ha Minho","year":"2017","unstructured":"Minho Ha and Sunggu Lee. 2017. Multipliers with approximate 4\u20132 compressors and error recovery modules. IEEE Embedded Systems Letters 10, 1 (2017), 6\u20139.","journal-title":"IEEE Embedded Systems Letters"},{"issue":"4","key":"e_1_3_2_43_2","first-page":"871","article-title":"SAT-based exact synthesis: Encodings, topology families, and parallelism","volume":"39","author":"Haaswijk Winston","year":"2020","unstructured":"Winston Haaswijk, Mathias Soeken, Alan Mishchenko, and Giovanni De Micheli. 2020. SAT-based exact synthesis: Encodings, topology families, and parallelism. IEEE TCAD 39, 4 (2020), 871\u2013884.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_44_2","doi-asserted-by":"crossref","first-page":"60438","DOI":"10.1109\/ACCESS.2018.2875376","article-title":"Impact of approximate multipliers on VGG deep learning network","volume":"6","author":"Hammad Issam","year":"2018","unstructured":"Issam Hammad and Kamal El-Sankary. 2018. Impact of approximate multipliers on VGG deep learning network. IEEE Access 6 (2018), 60438\u201360444.","journal-title":"IEEE Access"},{"key":"e_1_3_2_45_2","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/ROBIO49542.2019.8961780","volume-title":"2019 IEEE International Conference on Robotics and Biomimetics (ROBIO)","author":"Hammad Issam","year":"2019","unstructured":"Issam Hammad, Kamal El-Sankary, and Jason Gu. 2019. Deep learning training with simulated approximate multipliers. In 2019 IEEE International Conference on Robotics and Biomimetics (ROBIO). IEEE, 47\u201351."},{"key":"e_1_3_2_46_2","doi-asserted-by":"crossref","first-page":"7220","DOI":"10.1109\/ACCESS.2021.3049299","article-title":"CNN inference using a preprocessing precision controller and approximate multipliers with various precisions","volume":"9","author":"Hammad Issam","year":"2021","unstructured":"Issam Hammad, Ling Li, Kamal El-Sankary, and W. Martin Snelgrove. 2021. CNN inference using a preprocessing precision controller and approximate multipliers with various precisions. IEEE Access 9 (2021), 7220\u20137232.","journal-title":"IEEE Access"},{"key":"e_1_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"e_1_3_2_48_2","doi-asserted-by":"crossref","first-page":"418","DOI":"10.1109\/ICCAD.2015.7372600","volume-title":"2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Hashemi Soheil","year":"2015","unstructured":"Soheil Hashemi, R. Iris Bahar, and Sherief Reda. 2015. DRUM: A dynamic range unbiased multiplier for approximate applications. In 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 418\u2013425."},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2013.2243658"},{"key":"e_1_3_2_50_2","first-page":"1","volume-title":"2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS)","author":"Hrbacek Radek","year":"2016","unstructured":"Radek Hrbacek, Vojtech Mrazek, and Zdenek Vasicek. 2016. Automatic design of approximate circuits by means of multi-objective evolutionary algorithms. In 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS). IEEE, 1\u20136."},{"key":"e_1_3_2_51_2","article-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and< 0.5 MB model size","author":"Iandola Forrest N.","year":"2016","unstructured":"Forrest N. Iandola, Song Han, Matthew W. Moskewicz, Khalid Ashraf, William J. Dally, and Kurt Keutzer. 2016. SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and< 0.5 MB model size. arXiv preprint arXiv:1602.07360 (2016).","journal-title":"arXiv preprint arXiv:1602.07360"},{"key":"e_1_3_2_52_2","first-page":"1","volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design","author":"Imani Mohsen","year":"2018","unstructured":"Mohsen Imani, Ricardo Garcia, Saransh Gupta, and Tajana Rosing. 2018. RMAC: Runtime configurable floating point multiplier for approximate computing. In Proceedings of the International Symposium on Low Power Electronics and Design. 1\u20136."},{"key":"e_1_3_2_53_2","series-title":"Proceedings of the 2016 International Symposium on Low Power Electronics and Design","first-page":"162","author":"Imani Mohsen","year":"2016","unstructured":"Mohsen Imani, Yeseong Kim, Abbas Rahimi, and Tajana Rosing. 2016. ACAM: Approximate computing based on adaptive associative memory with online learning. In Proceedings of the 2016 International Symposium on Low Power Electronics and Design (San Francisco, CA, USA) (ISLPED\u201916). Association for Computing Machinery, New York, NY, USA, 162\u2013167. 10.1145\/2934583.2934595"},{"key":"e_1_3_2_54_2","series-title":"Proceedings of the 2016 Conference on Design, Automation & Test in Europe","first-page":"373\u2014378","author":"Imani Mohsen","year":"2016","unstructured":"Mohsen Imani, Shruti Patil, and Tajana S. Rosing. 2016. MASC: Ultra-low energy multiple-access single-charge TCAM for approximate computing. In Proceedings of the 2016 Conference on Design, Automation & Test in Europe (Dresden, Germany) (DATE\u201916). EDA Consortium, San Jose, CA, USA, 373\u2014378."},{"key":"e_1_3_2_55_2","first-page":"1","volume-title":"2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Imani Mohsen","year":"2017","unstructured":"Mohsen Imani, Daniel Peroni, and Tajana Rosing. 2017. CFPU: Configurable floating point multiplier for energy-efficient computing. In 2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136."},{"key":"e_1_3_2_56_2","series-title":"Proceedings of the 2016 Conference on Design, Automation & Test in Europe","first-page":"1327\u20141332","author":"Imani Mohsen","year":"2016","unstructured":"Mohsen Imani, Abbas Rahimi, and Tajana S. Rosing. 2016. Resistive configurable associative memory for approximate computing. In Proceedings of the 2016 Conference on Design, Automation & Test in Europe (Dresden, Germany) (DATE\u201916). EDA Consortium, San Jose, CA, USA, 1327\u20141332."},{"key":"e_1_3_2_57_2","article-title":"RAPIDNN: In-memory deep neural network acceleration framework","author":"Imani Mohsen","year":"2018","unstructured":"Mohsen Imani, Mohammad Samragh, Yeseong Kim, Saransh Gupta, Farinaz Koushanfar, and Tajana Rosing. 2018. RAPIDNN: In-memory deep neural network acceleration framework. arXiv preprint arXiv:1806.05794 (2018). http:\/\/arxiv.org\/abs\/1806.05794","journal-title":"arXiv preprint arXiv:1806.05794"},{"key":"e_1_3_2_58_2","first-page":"1","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","author":"Imani Mohsen","year":"2019","unstructured":"Mohsen Imani, Alice Sokolova, Ricardo Garcia, Andrew Huang, Fan Wu, Baris Aksanli, and Tajana Rosing. 2019. ApproxLP: Approximate multiplication with linearization and iterative error control. In Proceedings of the 56th Annual Design Automation Conference 2019. 1\u20136."},{"issue":"10","key":"e_1_3_2_59_2","doi-asserted-by":"crossref","first-page":"2422","DOI":"10.1109\/TCAD.2019.2952544","article-title":"SearcHD: A memory-centric hyperdimensional computing with stochastic training","volume":"39","author":"Imani Mohsen","year":"2019","unstructured":"Mohsen Imani, Xunzhao Yin, John Messerly, Saransh Gupta, Michael Niemier, Xiaobo Sharon Hu, and Tajana Rosing. 2019. SearcHD: A memory-centric hyperdimensional computing with stochastic training. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 10 (2019), 2422\u20132433.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_60_2","first-page":"2704","volume-title":"Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition","author":"Jacob Benoit","year":"2018","unstructured":"Benoit Jacob, Skirmantas Kligys, Bo Chen, Menglong Zhu, Matthew Tang, Andrew Howard, Hartwig Adam, and Dmitry Kalenichenko. 2018. Quantization and training of neural networks for efficient integer-arithmetic-only inference. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition. 2704\u20132713."},{"issue":"8","key":"e_1_3_2_61_2","doi-asserted-by":"crossref","first-page":"2638","DOI":"10.1109\/TC.2015.2493547","article-title":"Approximate radix-8 Booth multipliers for low-power and high-performance operation","volume":"65","author":"Jiang Honglan","year":"2015","unstructured":"Honglan Jiang, Jie Han, Fei Qiao, and Fabrizio Lombardi. 2015. Approximate radix-8 Booth multipliers for low-power and high-performance operation. IEEE Trans. Comput. 65, 8 (2015), 2638\u20132644.","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"e_1_3_2_62_2","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1109\/TCSI.2018.2856245","article-title":"Low-power approximate unsigned multipliers with configurable error recovery","volume":"66","author":"Jiang Honglan","year":"2018","unstructured":"Honglan Jiang, Cong Liu, Fabrizio Lombardi, and Jie Han. 2018. Low-power approximate unsigned multipliers with configurable error recovery. IEEE Transactions on Circuits and Systems I: Regular Papers 66, 1 (2018), 189\u2013202.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"12","key":"e_1_3_2_63_2","doi-asserted-by":"crossref","first-page":"2108","DOI":"10.1109\/JPROC.2020.3006451","article-title":"Approximate arithmetic circuits: A survey, characterization, and recent applications","volume":"108","author":"Jiang Honglan","year":"2020","unstructured":"Honglan Jiang, Francisco Javier Hernandez Santiago, Hai Mo, Leibo Liu, and Jie Han. 2020. Approximate arithmetic circuits: A survey, characterization, and recent applications. Proc. IEEE 108, 12 (2020), 2108\u20132135.","journal-title":"Proc. IEEE"},{"key":"e_1_3_2_64_2","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/ICCD.2000.878302","volume-title":"Proceedings 2000 International Conference on Computer Design","author":"Jon Shyh-Jye","year":"2000","unstructured":"Shyh-Jye Jon and Hui-Hsuan Wang. 2000. Fixed-width multiplier for DSP application. In Proceedings 2000 International Conference on Computer Design. IEEE, 318\u2013322."},{"issue":"6","key":"e_1_3_2_65_2","first-page":"836","article-title":"Design of low-error fixed-width multipliers for DSP applications","volume":"46","author":"Jou Jer Min","year":"1999","unstructured":"Jer Min Jou, Shiann Rong Kuang, and Ren Der Chen. 1999. Design of low-error fixed-width multipliers for DSP applications. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 46, 6 (1999), 836\u2013842.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"key":"e_1_3_2_66_2","first-page":"108","volume-title":"2019 IEEE 26th Symposium on Computer Arithmetic (ARITH)","author":"Kim HyunJin","year":"2019","unstructured":"HyunJin Kim, Min Soo Kim, Alberto A. Del Barrio, and Nader Bagherzadeh. 2019. A cost-efficient iterative truncated logarithmic multiplication for convolutional neural networks. In 2019 IEEE 26th Symposium on Computer Arithmetic (ARITH). IEEE, 108\u2013111."},{"key":"e_1_3_2_67_2","unstructured":"Alex Krizhevsky. 2009. Learning multiple layers of features from tiny images. University of Toronto Toronto ON Canada. Retrieved from http:\/\/www.cs.utoronto.ca\/kriz\/learning-features-2009-TR.pdf"},{"issue":"6","key":"e_1_3_2_68_2","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1145\/3065386","article-title":"ImageNet classification with deep convolutional neural networks","volume":"60","author":"Krizhevsky Alex","year":"2017","unstructured":"Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2017. ImageNet classification with deep convolutional neural networks. Commun. ACM 60, 6 (2017), 84\u201390.","journal-title":"Commun. ACM"},{"key":"e_1_3_2_69_2","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/VLSID.2011.51","volume-title":"2011 24th International Conference on VLSI Design","author":"Kulkarni Parag","year":"2011","unstructured":"Parag Kulkarni, Puneet Gupta, and Milos Ercegovac. 2011. Trading accuracy for power with an underdesigned multiplier architecture. In 2011 24th International Conference on VLSI Design. IEEE, 346\u2013351."},{"key":"e_1_3_2_70_2","first-page":"281","volume-title":"Proceedings of the 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems","author":"Lau Mark S. K.","year":"2009","unstructured":"Mark S. K. Lau, Keck-Voon Ling, and Yun-Chung Chu. 2009. Energy-aware probabilistic multiplier: Design and analysis. In Proceedings of the 2009 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems. 281\u2013290."},{"key":"e_1_3_2_71_2","first-page":"1","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","author":"Leon Vasileios","year":"2019","unstructured":"Vasileios Leon, Konstantinos Asimakopoulos, Sotirios Xydis, Dimitrios Soudris, and Kiamal Pekmestzi. 2019. Cooperative arithmetic-aware approximation techniques for energy-efficient multipliers. In Proceedings of the 56th Annual Design Automation Conference 2019. 1\u20136."},{"issue":"10","key":"e_1_3_2_72_2","doi-asserted-by":"crossref","first-page":"1333","DOI":"10.1109\/12.166611","article-title":"Single-precision multiplier with reduced circuit complexity for signal processing applications","volume":"41","author":"Lim Yong Ching","year":"1992","unstructured":"Yong Ching Lim. 1992. Single-precision multiplier with reduced circuit complexity for signal processing applications. IEEE Transactions on Computers 41, 10 (1992), 1333\u20131336.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_73_2","first-page":"33","volume-title":"International Conference on Computer Design","author":"Lin Chia-Hao","year":"2013","unstructured":"Chia-Hao Lin and Chao Lin. 2013. High accuracy approximate multiplier with error correction. In International Conference on Computer Design. 33\u201338."},{"key":"e_1_3_2_74_2","first-page":"837","volume-title":"The 2004 IEEE Asia-Pacific Conference on Circuits and Systems","volume":"2","author":"Lin Hsin-Lei","year":"2004","unstructured":"Hsin-Lei Lin, Robert C. Chang, and Ming-Tsai Chan. 2004. Design of a novel radix-4 Booth multiplier. In The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, Vol. 2. Citeseer, 837\u2013840."},{"key":"e_1_3_2_75_2","first-page":"1","volume-title":"2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Lingamneni Avinash","year":"2013","unstructured":"Avinash Lingamneni, Arindam Basu, Christian Enz, Krishna V. Palem, and Christian Piguet. 2013. Improving energy gains of inexact DSP hardware through reciprocative error compensation. In 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1\u20138."},{"key":"e_1_3_2_76_2","first-page":"1","volume-title":"2011 Design, Automation & Test in Europe","author":"Lingamneni Avinash","year":"2011","unstructured":"Avinash Lingamneni, Christian Enz, Jean-Luc Nagel, Krishna Palem, and Christian Piguet. 2011. Energy parsimonious circuit design through probabilistic pruning. In 2011 Design, Automation & Test in Europe. IEEE, 1\u20136."},{"key":"e_1_3_2_77_2","first-page":"1","volume-title":"2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Liu Cong","year":"2014","unstructured":"Cong Liu, Jie Han, and Fabrizio Lombardi. 2014. A low-power, high-performance approximate multiplier with configurable partial error recovery. In 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1\u20134."},{"issue":"3","key":"e_1_3_2_78_2","doi-asserted-by":"crossref","first-page":"394","DOI":"10.1109\/JPROC.2020.2975695","article-title":"A retrospective and prospective view of approximate computing","volume":"108","author":"Liu Weiqiang","year":"2020","unstructured":"Weiqiang Liu, Fabrizio Lombardi, and Michael Shulte. 2020. A retrospective and prospective view of approximate computing. Proc. IEEE 108, 3 (2020), 394\u2013399.","journal-title":"Proc. IEEE"},{"issue":"8","key":"e_1_3_2_79_2","doi-asserted-by":"crossref","first-page":"1435","DOI":"10.1109\/TC.2017.2672976","article-title":"Design of approximate radix-4 Booth multipliers for error-tolerant computing","volume":"66","author":"Liu Weiqiang","year":"2017","unstructured":"Weiqiang Liu, Liangyu Qian, Chenghua Wang, Honglan Jiang, Jie Han, and Fabrizio Lombardi. 2017. Design of approximate radix-4 Booth multipliers for error-tolerant computing. IEEE Trans. Comput. 66, 8 (2017), 1435\u20131441.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_80_2","first-page":"47","volume-title":"Proceedings of the on Great Lakes Symposium on VLSI 2017","author":"Liu Weiqiang","year":"2017","unstructured":"Weiqiang Liu, Jiahua Xu, Danye Wang, and Fabrizio Lombardi. 2017. Design of approximate logarithmic multipliers. In Proceedings of the on Great Lakes Symposium on VLSI 2017. 47\u201352."},{"issue":"9","key":"e_1_3_2_81_2","doi-asserted-by":"crossref","first-page":"2856","DOI":"10.1109\/TCSI.2018.2792902","article-title":"Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications","volume":"65","author":"Liu Weiqiang","year":"2018","unstructured":"Weiqiang Liu, Jiahua Xu, Danye Wang, Chenghua Wang, Paolo Montuschi, and Fabrizio Lombardi. 2018. Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications. IEEE Transactions on Circuits and Systems I: Regular Papers 65, 9 (2018), 2856\u20132868.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"4","key":"e_1_3_2_82_2","first-page":"517","article-title":"Computation error analysis in digital signal processing systems with overscaled supply voltage","volume":"18","author":"Liu Yang","year":"2009","unstructured":"Yang Liu, Tong Zhang, and Keshab K. Parhi. 2009. Computation error analysis in digital signal processing systems with overscaled supply voltage. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18, 4 (2009), 517\u2013526.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"4","key":"e_1_3_2_83_2","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1109\/TCSI.2009.2027626","article-title":"Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications","volume":"57","author":"Mahdiani Hamid Reza","year":"2009","unstructured":"Hamid Reza Mahdiani, Ali Ahmadi, Sied Mehdi Fakhraie, and Caro Lucas. 2009. Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Transactions on Circuits and Systems I: Regular Papers 57, 4 (2009), 850\u2013862.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_2_84_2","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1109\/ACCESS.2016.2636128","article-title":"Design and analysis of multiplier using approximate 15-4 compressor","volume":"5","author":"Marimuthu R.","year":"2016","unstructured":"R. Marimuthu, Y. Elsie Rezinold, and Partha Sharathi Mallick. 2016. Design and analysis of multiplier using approximate 15-4 compressor. IEEE Access 5 (2016), 1027\u20131036.","journal-title":"IEEE Access"},{"key":"e_1_3_2_85_2","doi-asserted-by":"crossref","first-page":"2701","DOI":"10.1145\/1388969.1389075","volume-title":"Proceedings of the 10th Annual Conference Companion on Genetic and Evolutionary Computation","author":"Miller Julian Francis","year":"2008","unstructured":"Julian Francis Miller and Simon L. Harding. 2008. Cartesian genetic programming. In Proceedings of the 10th Annual Conference Companion on Genetic and Evolutionary Computation. 2701\u20132726."},{"issue":"4","key":"e_1_3_2_86_2","doi-asserted-by":"crossref","first-page":"512","DOI":"10.1109\/TEC.1962.5219391","article-title":"Computer multiplication and division using binary logarithms","volume":"11","author":"Mitchell John N.","year":"1962","unstructured":"John N. Mitchell. 1962. Computer multiplication and division using binary logarithms. IRE Transactions on Electronic Computers EC-11, 4 (1962), 512\u2013517.","journal-title":"IRE Transactions on Electronic Computers"},{"key":"e_1_3_2_87_2","first-page":"1","volume-title":"2011 Design, Automation & Test in Europe","author":"Mohapatra Debabrata","year":"2011","unstructured":"Debabrata Mohapatra, Vinay K. Chippa, Anand Raghunathan, and Kaushik Roy. 2011. Design of voltage-scalable meta-functions for approximate computing. In 2011 Design, Automation & Test in Europe. IEEE, 1\u20136."},{"issue":"4","key":"e_1_3_2_88_2","doi-asserted-by":"crossref","first-page":"984","DOI":"10.1109\/TC.2014.2308214","article-title":"Design and analysis of approximate compressors for multiplication","volume":"64","author":"Momeni Amir","year":"2014","unstructured":"Amir Momeni, Jie Han, Paolo Montuschi, and Fabrizio Lombardi. 2014. Design and analysis of approximate compressors for multiplication. IEEE Trans. Comput. 64, 4 (2014), 984\u2013994.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_89_2","doi-asserted-by":"crossref","first-page":"258","DOI":"10.23919\/DATE.2017.7926993","volume-title":"Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017","author":"Mrazek Vojtech","year":"2017","unstructured":"Vojtech Mrazek, Radek Hrbacek, Zdenek Vasicek, and Lukas Sekanina. 2017. EvoApprox8B: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017. IEEE, 258\u2013261."},{"key":"e_1_3_2_90_2","first-page":"1","volume-title":"Proceedings of the 35th International Conference on Computer-Aided Design","author":"Mrazek Vojtech","year":"2016","unstructured":"Vojtech Mrazek, Syed Shakib Sarwar, Lukas Sekanina, Zdenek Vasicek, and Kaushik Roy. 2016. Design of power-efficient approximate multipliers for approximate artificial neural networks. In Proceedings of the 35th International Conference on Computer-Aided Design. 1\u20137."},{"issue":"6","key":"e_1_3_2_91_2","doi-asserted-by":"crossref","first-page":"1180","DOI":"10.1109\/TVLSI.2014.2333366","article-title":"Energy-efficient approximate multiplication for digital signal processing and classification applications","volume":"23","author":"Narayanamoorthy Srinivasan","year":"2014","unstructured":"Srinivasan Narayanamoorthy, Hadi Asghari Moghaddam, Zhenhong Liu, Taejoon Park, and Nam Sung Kim. 2014. Energy-efficient approximate multiplication for digital signal processing and classification applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23, 6 (2014), 1180\u20131184.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"11","key":"e_1_3_2_92_2","doi-asserted-by":"crossref","first-page":"521","DOI":"10.1038\/s41928-019-0321-3","article-title":"Ferroelectric ternary content-addressable memory for one-shot learning","volume":"2","year":"2019","unstructured":"Kai Ni, Xunzhao Yin, Ann Franchesca Laguna, Siddharth Joshi, Stefan D\u00fcnkel, Martin Trentzsch, Johannes M\u00fcller, Sven Beyer, Michael Niemier, Xiaobo Sharon Hu, and Suman Datta. 2019. Ferroelectric ternary content-addressable memory for one-shot learning. Nature Electronics 2, 11 (2019), 521\u2013529.","journal-title":"Nature Electronics"},{"key":"e_1_3_2_93_2","doi-asserted-by":"crossref","first-page":"410","DOI":"10.1109\/ICCPCCT.2018.8574287","volume-title":"2018 International Conference on Control, Power, Communication and Computing Technologies (ICCPCCT)","author":"Pabithra S.","year":"2018","unstructured":"S. Pabithra and S. Nageswari. 2018. Analysis of approximate multiplier using 15\u20134 compressor for error tolerant application. In 2018 International Conference on Control, Power, Communication and Computing Technologies (ICCPCCT). IEEE, 410\u2013415."},{"issue":"6","key":"e_1_3_2_94_2","doi-asserted-by":"crossref","first-page":"1703","DOI":"10.1016\/j.compeleceng.2012.07.015","article-title":"Improved CMOS (4; 2) compressor designs for parallel multipliers","volume":"38","author":"Pishvaie Abdoreza","year":"2012","unstructured":"Abdoreza Pishvaie, Ghassem Jaberipur, and Ali Jahanian. 2012. Improved CMOS (4; 2) compressor designs for parallel multipliers. Computers & Electrical Engineering 38, 6 (2012), 1703\u20131716.","journal-title":"Computers & Electrical Engineering"},{"key":"e_1_3_2_95_2","first-page":"1","volume-title":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","author":"Prabakaran Bharath Srinivas","year":"2020","unstructured":"Bharath Srinivas Prabakaran, Vojtech Mrazek, Zdenek Vasicek, Lukas Sekanina, and Muhammad Shafique. 2020. ApproxFPGAs: Embracing ASIC-based approximate arithmetic components for FPGA-based systems. In 2020 57th ACM\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136."},{"key":"e_1_3_2_96_2","doi-asserted-by":"crossref","first-page":"1974","DOI":"10.1109\/ISCAS.2016.7538962","volume-title":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Qian Liangyu","year":"2016","unstructured":"Liangyu Qian, Chenghua Wang, Weiqiang Liu, Fabrizio Lombardi, and Jie Han. 2016. Design and evaluation of an approximate Wallace-Booth multiplier. In 2016 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 1974\u20131977."},{"key":"e_1_3_2_97_2","first-page":"1","volume-title":"2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Rehman Semeen","year":"2016","unstructured":"Semeen Rehman, Walaa El-Harouni, Muhammad Shafique, Akash Kumar, and J\u00f6rg Henkel. 2016. Architectural-space exploration of approximate multipliers. In 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1\u20138."},{"issue":"11","key":"e_1_3_2_98_2","doi-asserted-by":"crossref","first-page":"2623","DOI":"10.1109\/TCAD.2018.2857262","article-title":"Minimally biased multipliers for approximate integer and floating-point multiplication","volume":"37","author":"Saadat Hassaan","year":"2018","unstructured":"Hassaan Saadat, Haseeb Bokhari, and Sri Parameswaran. 2018. Minimally biased multipliers for approximate integer and floating-point multiplication. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 11 (2018), 2623\u20132635.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_99_2","first-page":"145","volume-title":"2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Sarwar Syed Shakib","year":"2016","unstructured":"Syed Shakib Sarwar, Swagath Venkataramani, Anand Raghunathan, and Kaushik Roy. 2016. Multiplier-less artificial neurons exploiting error resiliency for energy-efficient neural computing. In 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 145\u2013150."},{"key":"e_1_3_2_100_2","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/ISCAS.2015.7168598","volume-title":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Schlachter Jeremy","year":"2015","unstructured":"Jeremy Schlachter, Vincent Camus, Christian Enz, and Krishna V. Palem. 2015. Automatic generation of inexact digital circuits by gate-level pruning. In 2015 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 173\u2013176."},{"key":"e_1_3_2_101_2","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1109\/VLSISP.1993.404467","volume-title":"Proceedings of IEEE Workshop on VLSI Signal Processing","author":"Schulte Michael J.","year":"1993","unstructured":"Michael J. Schulte and Earl E. Swartzlander. 1993. Truncated multiplication with correction constant [for DSP]. In Proceedings of IEEE Workshop on VLSI Signal Processing. IEEE, 388\u2013396."},{"issue":"7","key":"e_1_3_2_102_2","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1038\/s41565-020-0655-z","article-title":"Memory devices and applications for in-memory computing","volume":"15","author":"Sebastian Abu","year":"2020","unstructured":"Abu Sebastian, Manuel Le Gallo, Riduan Khaddam-Aljameh, and Evangelos Eleftheriou. 2020. Memory devices and applications for in-memory computing. Nature Nanotechnology 15, 7 (2020), 529\u2013544.","journal-title":"Nature Nanotechnology"},{"key":"e_1_3_2_103_2","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/ICES.2013.6613278","volume-title":"2013 IEEE International Conference on Evolvable Systems (ICES)","author":"Sekanina Lukas","year":"2013","unstructured":"Lukas Sekanina and Zdenek Vasicek. 2013. Approximate circuit design by means of evolvable hardware. In 2013 IEEE International Conference on Evolvable Systems (ICES). IEEE, 21\u201328."},{"key":"e_1_3_2_104_2","first-page":"1","volume-title":"2016 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Shafique Muhammad","year":"2016","unstructured":"Muhammad Shafique, Rehan Hafiz, Semeen Rehman, Walaa El-Harouni, and J\u00f6rg Henkel. 2016. Invited: Cross-layer approximate computing: From logic to architectures. In 2016 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC). 1\u20136. 10.1145\/2897937.2905008"},{"key":"e_1_3_2_105_2","first-page":"1","volume-title":"2016 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Snigdha Farhana Sharmin","year":"2016","unstructured":"Farhana Sharmin Snigdha, Deepashree Sengupta, Jiang Hu, and Sachin S. Sapatnekar. 2016. Optimal design of JPEG hardware under the approximate computing paradigm. In 2016 53rd ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136."},{"key":"e_1_3_2_106_2","unstructured":"Wilson Snyder. 2003-2022. Verilator. https:\/\/github.com\/verilator\/verilator"},{"issue":"6","key":"e_1_3_2_107_2","doi-asserted-by":"crossref","first-page":"1180","DOI":"10.1093\/ietfec\/e90-a.6.1180","article-title":"Adaptive low-error fixed-width Booth multipliers","volume":"90","author":"Song Min-An","year":"2007","unstructured":"Min-An Song, Lan-Da Van, and Sy-Yen Kuo. 2007. Adaptive low-error fixed-width Booth multipliers. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences 90, 6 (2007), 1180\u20131187.","journal-title":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"},{"issue":"9","key":"e_1_3_2_108_2","doi-asserted-by":"crossref","first-page":"3021","DOI":"10.1109\/TCSI.2020.2988353","article-title":"Comparison and extension of approximate 4-2 compressors for low-power approximate multipliers","volume":"67","author":"Strollo Antonio G. M.","year":"2020","unstructured":"Antonio G. M. Strollo, Ettore Napoli, Davide De Caro, Nicola Petra, and Gennaro Di Meo. 2020. Comparison and extension of approximate 4-2 compressors for low-power approximate multipliers. IEEE Transactions on Circuits and Systems I: Regular Papers 67, 9 (2020), 3021\u20133034.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_2_109_2","doi-asserted-by":"crossref","first-page":"1123","DOI":"10.1109\/ICASSP.2013.6637825","volume-title":"2013 IEEE International Conference on Acoustics, Speech and Signal Processing","author":"Suhre Alexander","year":"2013","unstructured":"Alexander Suhre, Furkan Keskin, Tulin Ersahin, Rengul Cetin-Atalay, Rashid Ansari, and A. Enis Cetin. 2013. A multiplication-free framework for signal processing and applications in biomedical image analysis. In 2013 IEEE International Conference on Acoustics, Speech and Signal Processing. 1123\u20131127. 10.1109\/ICASSP.2013.6637825"},{"key":"e_1_3_2_110_2","unstructured":"Synopsys. 2022. Design Compiler. https:\/\/www.synopsys.com\/"},{"key":"e_1_3_2_111_2","unstructured":"Synopsys. 2022. DesignWare. https:\/\/www.synopsys.com\/designware-ip.html"},{"key":"e_1_3_2_112_2","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/ICCET.2019.8726875","volume-title":"2019 2nd International Conference on Communication Engineering and Technology (ICCET)","author":"Tung Che-Wei","year":"2019","unstructured":"Che-Wei Tung and Shih-Hsu Huang. 2019. Low-power high-accuracy approximate multiplier using approximate high-order compressors. In 2019 2nd International Conference on Communication Engineering and Technology (ICCET). IEEE, 163\u2013167."},{"key":"e_1_3_2_113_2","first-page":"1","volume-title":"Proceedings of the 55th Annual Design Automation Conference","author":"Ullah Salim","year":"2018","unstructured":"Salim Ullah, Sanjeev Sripadraj Murthy, and Akash Kumar. 2018. SMApproxLib: Library of FPGA-based approximate multipliers. In Proceedings of the 55th Annual Design Automation Conference. 1\u20136."},{"key":"e_1_3_2_114_2","first-page":"1","volume-title":"Proceedings of the 55th Annual Design Automation Conference","author":"Ullah Salim","year":"2018","unstructured":"Salim Ullah, Semeen Rehman, Bharath Srinivas Prabakaran, Florian Kriebel, Muhammad Abdullah Hanif, Muhammad Shafique, and Akash Kumar. 2018. Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators. In Proceedings of the 55th Annual Design Automation Conference. 1\u20136."},{"issue":"2","key":"e_1_3_2_115_2","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1109\/TCAD.2021.3056337","article-title":"High-performance accurate and approximate multipliers for FPGA-based hardware accelerators","volume":"41","author":"Ullah Salim","year":"2021","unstructured":"Salim Ullah, Semeen Rehman, Muhammad Shafique, and Akash Kumar. 2021. High-performance accurate and approximate multipliers for FPGA-based hardware accelerators. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41, 2 (2021), 211\u2013224.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"e_1_3_2_116_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3513262","article-title":"AppAxO: Designing application-specific approximate operators for FPGA-based embedded systems","volume":"21","author":"Ullah Salim","year":"2022","unstructured":"Salim Ullah, Siva Satyendra Sahoo, Nemath Ahmed, Debabrata Chaudhury, and Akash Kumar. 2022. AppAxO: Designing application-specific approximate operators for FPGA-based embedded systems. ACM Transactions on Embedded Computing Systems (TECS) 21, 3 (2022), 1\u201331.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"e_1_3_2_117_2","unstructured":"UMC. 2022. UMC40. https:\/\/www.umc.com"},{"key":"e_1_3_2_118_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.compeleceng.2017.08.019","article-title":"LETAM: A low energy truncation-based approximate multiplier","volume":"63","author":"Vahdat Shaghayegh","year":"2017","unstructured":"Shaghayegh Vahdat, Mehdi Kamal, Ali Afzali-Kusha, and Massoud Pedram. 2017. LETAM: A low energy truncation-based approximate multiplier. Computers & Electrical Engineering 63 (2017), 1\u201317.","journal-title":"Computers & Electrical Engineering"},{"issue":"5","key":"e_1_3_2_119_2","doi-asserted-by":"crossref","first-page":"1161","DOI":"10.1109\/TVLSI.2018.2890712","article-title":"TOSAM: An energy-efficient truncation-and rounding-based scalable approximate multiplier","volume":"27","author":"Vahdat Shaghayegh","year":"2019","unstructured":"Shaghayegh Vahdat, Mehdi Kamal, Ali Afzali-Kusha, and Massoud Pedram. 2019. TOSAM: An energy-efficient truncation-and rounding-based scalable approximate multiplier. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27, 5 (2019), 1161\u20131173.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_120_2","doi-asserted-by":"crossref","first-page":"1635","DOI":"10.23919\/DATE.2017.7927254","volume-title":"Design, Automation Test in Europe Conference Exhibition (DATE), 2017","author":"Vahdat Shaghayegh","year":"2017","unstructured":"Shaghayegh Vahdat, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, and Zainalabedin Navabi. 2017. TruncApp: A truncation-based approximate divider for energy efficient DSP applications. In Design, Automation Test in Europe Conference Exhibition (DATE), 2017. 1635\u20131638. 10.23919\/DATE.2017.7927254"},{"issue":"10","key":"e_1_3_2_121_2","first-page":"1112","article-title":"Design of the lower error fixed-width multiplier and its application","volume":"47","author":"Van Lan-Da","year":"2000","unstructured":"Lan-Da Van, Shuenn-Shyang Wang, and Wu-Shiung Feng. 2000. Design of the lower error fixed-width multiplier and its application. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 47, 10 (2000), 1112\u20131118.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"issue":"8","key":"e_1_3_2_122_2","doi-asserted-by":"crossref","first-page":"1608","DOI":"10.1109\/TCSI.2005.851675","article-title":"Generalized low-error area-efficient fixed-width multipliers","volume":"52","author":"Van L.-D.","year":"2005","unstructured":"L.-D. Van and Chih-Chyau Yang. 2005. Generalized low-error area-efficient fixed-width multipliers. IEEE Transactions on Circuits and Systems I: Regular Papers 52, 8 (2005), 1608\u20131619.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"e_1_3_2_123_2","doi-asserted-by":"crossref","first-page":"25481","DOI":"10.1109\/ACCESS.2020.2970968","article-title":"FPGA-based multi-level approximate multipliers for high-performance error-resilient applications","volume":"8","author":"Toan Nguyen Van","year":"2020","unstructured":"Nguyen Van Toan and Jeong-Gun Lee. 2020. FPGA-based multi-level approximate multipliers for high-performance error-resilient applications. IEEE Access 8 (2020), 25481\u201325497.","journal-title":"IEEE Access"},{"key":"e_1_3_2_124_2","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1109\/DDECS.2014.6868777","volume-title":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","author":"Vasicek Zdenek","year":"2014","unstructured":"Zdenek Vasicek and Lukas Sekanina. 2014. Evolutionary design of approximate multipliers under different error metrics. In 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems. IEEE, 135\u2013140."},{"key":"e_1_3_2_125_2","first-page":"324","volume-title":"20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID\u201907)","author":"Veeramachaneni Sreehari","year":"2007","unstructured":"Sreehari Veeramachaneni, Kirthi M. Krishna, Lingamneni Avinash, Sreekanth Reddy Puppala, and MB Srinivas. 2007. Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors. In 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID\u201907). 324\u2013329."},{"issue":"5","key":"e_1_3_2_126_2","doi-asserted-by":"crossref","first-page":"1782","DOI":"10.1109\/TVLSI.2016.2643639","article-title":"Design of power and area efficient approximate multipliers","volume":"25","author":"Venkatachalam Suganthi","year":"2017","unstructured":"Suganthi Venkatachalam and Seok-Bum Ko. 2017. Design of power and area efficient approximate multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 5 (2017), 1782\u20131786.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_127_2","series-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture","first-page":"1\u201412","author":"Venkataramani Swagath","year":"2013","unstructured":"Swagath Venkataramani, Vinay K. Chippa, Srimat T. Chakradhar, Kaushik Roy, and Anand Raghunathan. 2013. Quality programmable vector processors for approximate computing. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (Davis, California) (MICRO-46). Association for Computing Machinery, New York, NY, USA, 1\u201412. 10.1145\/2540708.2540710"},{"issue":"1","key":"e_1_3_2_128_2","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","article-title":"A suggestion for a fast multiplier","volume":"13","author":"Wallace Christopher S.","year":"1964","unstructured":"Christopher S. Wallace. 1964. A suggestion for a fast multiplier. IEEE Transactions on Electronic Computers EC-13, 1 (1964), 14\u201317.","journal-title":"IEEE Transactions on Electronic Computers"},{"issue":"1","key":"e_1_3_2_129_2","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/TVLSI.2009.2032289","article-title":"High-accuracy fixed-width modified Booth multipliers for lossy applications","volume":"19","author":"Wang Jiun-Ping","year":"2009","unstructured":"Jiun-Ping Wang, Shiann-Rong Kuang, and Shish-Chang Liang. 2009. High-accuracy fixed-width modified Booth multipliers for lossy applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19, 1 (2009), 52\u201360.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_130_2","volume-title":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Wang Manzhen","year":"2020","unstructured":"Manzhen Wang, Yuanyong Luo, Mengyu An, Yuou Qiu, Muhan Zheng, Zhongfeng Wang, and Hongbing Pan. 2020. An optimized compression strategy for compressor-based approximate multiplier. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS)."},{"key":"e_1_3_2_131_2","volume-title":"2022 IEEE International Symposium on Circuits and Systems (ISCAS), to be published","author":"Wang Xuan","year":"2022","unstructured":"Xuan Wang and Weikang Qian. 2022. MinAC: Minimal-area approximate compressor design based on exact synthesis for approximate multipliers. In 2022 IEEE International Symposium on Circuits and Systems (ISCAS), to be published."},{"issue":"5","key":"e_1_3_2_132_2","first-page":"1566","article-title":"AxBMs: Approximate radix-8 booth multipliers for high-performance FPGA-based accelerators","volume":"68","author":"Waris Haroon","year":"2021","unstructured":"Haroon Waris, Chenghua Wang, Weiqiang Liu, and Fabrizio Lombardi. 2021. AxBMs: Approximate radix-8 booth multipliers for high-performance FPGA-based accelerators. IEEE Transactions on Circuits and Systems II: Express Briefs 68, 5 (2021), 1566\u20131570.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"e_1_3_2_133_2","unstructured":"Ying Wu and Cheng Zhuo. 2022. Verilog Implementation of Approximate Multipliers. https:\/\/github.com\/skycrapers\/AM-Lib"},{"key":"e_1_3_2_134_2","volume-title":"2022 Design, Automation, and Test in Europe Conference (DATE)","author":"Xiao Weihua","year":"2022","unstructured":"Weihua Xiao, Cheng Zhuo, and Weikang Qian. 2022. OPACT: Optimization of approximate compressor tree for approximate multiplier. In 2022 Design, Automation, and Test in Europe Conference (DATE)."},{"key":"e_1_3_2_135_2","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1109\/ICCD.2017.22","volume-title":"2017 IEEE International Conference on Computer Design (ICCD)","author":"Yang Tongxin","year":"2017","unstructured":"Tongxin Yang, Tomoaki Ukezono, and Toshinori Sato. 2017. Low-power and high-speed approximate multiplier design with a tree compressor. In 2017 IEEE International Conference on Computer Design (ICCD). IEEE, 89\u201396."},{"key":"e_1_3_2_136_2","doi-asserted-by":"crossref","first-page":"605","DOI":"10.1109\/ASPDAC.2018.8297389","volume-title":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Yang Tongxin","year":"2018","unstructured":"Tongxin Yang, Tomoaki Ukezono, and Toshinori Sato. 2018. A low-power high-speed accuracy-controllable approximate multiplier design. In 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 605\u2013610."},{"key":"e_1_3_2_137_2","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/DFT.2015.7315159","volume-title":"2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)","author":"Yang Zhixi","year":"2015","unstructured":"Zhixi Yang, Jie Han, and Fabrizio Lombardi. 2015. Approximate compressors for error-resilient multiplier design. In 2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS). IEEE, 183\u2013186."},{"issue":"4","key":"e_1_3_2_138_2","doi-asserted-by":"crossref","first-page":"641","DOI":"10.1007\/s11265-017-1280-4","article-title":"Designs of approximate floating-point multipliers with variable accuracy for error-tolerant applications","volume":"90","author":"Yin Peipei","year":"2018","unstructured":"Peipei Yin, Chenghua Wang, Weiqiang Liu, Earl E. Swartzlander, and Fabrizio Lombardi. 2018. Designs of approximate floating-point multipliers with variable accuracy for error-tolerant applications. Journal of Signal Processing Systems 90, 4 (2018), 641\u2013654.","journal-title":"Journal of Signal Processing Systems"},{"issue":"4","key":"e_1_3_2_139_2","first-page":"612","article-title":"Design and analysis of energy-efficient dynamic range approximate logarithmic multipliers for machine learning","volume":"6","author":"Yin Peipei","year":"2020","unstructured":"Peipei Yin, Chenghua Wang, Haroon Waris, Weiqiang Liu, Yinhe Han, and Fabrizio Lombardi. 2020. Design and analysis of energy-efficient dynamic range approximate logarithmic multipliers for machine learning. IEEE Transactions on Sustainable Computing 6, 4 (2020), 612\u2013625.","journal-title":"IEEE Transactions on Sustainable Computing"},{"key":"e_1_3_2_140_2","first-page":"122","volume-title":"2020 IEEE International Solid-State Circuits Conference-(ISSCC)","year":"2020","unstructured":"Byoung-Joo Yoo, Dong-Hyuk Lim, Hyonguk Pang, June-Hee Lee, Seung-Yeob Baek, Naxin Kim, Dong-Ho Choi, Young-Ho Choi, Hyeyeon Yang, Taehun Yoon, Sang-Hyeok Chu, Kangjik Kim, Woochul Jung, Bong-Kyu Kim, Jaechol Lee, Gunil Kang, Sang-Hune Park, Michael Choi, and Jongshin Shin. 2020. 6.4 A 56Gb\/s 7.7 mW\/Gb\/s PAM-4 wireline transceiver in 10nm FinFET using MM-CDR-Based ADC timing skew control and low-power DSP with approximate multiplier. In 2020 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE, 122\u2013124."},{"key":"e_1_3_2_141_2","first-page":"149","volume-title":"Proceedings of the 12th Symposium on Computer Arithmetic","author":"Yu Robert K.","year":"1995","unstructured":"Robert K. Yu and Gregory B. Zyner. 1995. 167 MHz radix-4 floating point multiplier. In Proceedings of the 12th Symposium on Computer Arithmetic. 149\u2013154. 10.1109\/ARITH.1995.465364"},{"issue":"2","key":"e_1_3_2_142_2","doi-asserted-by":"crossref","first-page":"393","DOI":"10.1109\/TVLSI.2016.2587696","article-title":"RoBA multiplier: A rounding-based approximate multiplier for high-speed yet energy-efficient digital signal processing","volume":"25","author":"Zendegani Reza","year":"2016","unstructured":"Reza Zendegani, Mehdi Kamal, Milad Bahadori, Ali Afzali-Kusha, and Massoud Pedram. 2016. RoBA multiplier: A rounding-based approximate multiplier for high-speed yet energy-efficient digital signal processing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 2 (2016), 393\u2013401.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_143_2","first-page":"701","volume-title":"2015 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Zhang Qian","year":"2015","unstructured":"Qian Zhang, Ting Wang, Ye Tian, Feng Yuan, and Qiang Xu. 2015. ApproxANN: An approximate computing framework for artificial neural network. In 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 701\u2013706."},{"key":"e_1_3_2_144_2","first-page":"1","volume-title":"2020 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Zhou Xian","year":"2020","unstructured":"Xian Zhou, Li Zhang, Chuliang Guo, Xunzhao Yin, and Cheng Zhuo. 2020. A convolutional neural network accelerator architecture with fine-granular mixed precision configurability. In 2020 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 1\u20135."},{"key":"e_1_3_2_145_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834438"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3610291","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3610291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:02Z","timestamp":1750182542000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3610291"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,13]]},"references-count":144,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024,1,31]]}},"alternative-id":["10.1145\/3610291"],"URL":"https:\/\/doi.org\/10.1145\/3610291","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1,13]]},"assertion":[{"value":"2022-10-08","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2023-06-20","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2024-01-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}