{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T00:40:12Z","timestamp":1776127212600,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key R&D Program of China","award":["2019YFB2205000, 2019YFB2205002"],"award-info":[{"award-number":["2019YFB2205000, 2019YFB2205002"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072298"],"award-info":[{"award-number":["62072298"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3610396.3618088","type":"proceedings-article","created":{"date-parts":[[2023,10,12]],"date-time":"2023-10-12T20:30:40Z","timestamp":1697142640000},"page":"46-51","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["ASDR"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0022-228X","authenticated-orcid":false,"given":"Yaoyao","family":"Ye","sequence":"first","affiliation":[{"name":"Department of Micro\/Nano Electronics, Shanghai Jiao Tong University, P. R. China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6498-908X","authenticated-orcid":false,"given":"Zixuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, Shanghai Jiao Tong University, P. R. China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2125-5454","authenticated-orcid":false,"given":"Jungan","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Micro\/Nano Electronics, Shanghai Jiao Tong University, P. R. China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7353-8798","authenticated-orcid":false,"given":"Li","family":"Jiang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Shanghai Jiao Tong University, P. R. China"}]}],"member":"320","published-online":{"date-parts":[[2023,10,28]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"14","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture.","author":"Sophia Yakun","year":"2019","unstructured":"Yakun Sophia Shao et al. \"Simba: Scaling deep-learning inference with multi-chip-module-based architecture \". In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 2019 , pp. 14 -- 27 . Yakun Sophia Shao et al. \"Simba: Scaling deep-learning inference with multi-chip-module-based architecture\". In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. 2019, pp. 14--27."},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"2021 IEEE Hot Chips 33 Symposium (HCS). IEEE.","author":"Efraim","year":"2021","unstructured":"Efraim Rotem et al. \"Alder Lake Architecture \". In: 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE. 2021 , pp. 1 -- 23 . Efraim Rotem et al. \"Alder Lake Architecture\". In: 2021 IEEE Hot Chips 33 Symposium (HCS). IEEE. 2021, pp. 1--23."},{"key":"e_1_3_2_1_3_1","first-page":"726","volume-title":"45th Annual International Symposium on Computer Architecture (ISCA). IEEE.","author":"Jieming","year":"2018","unstructured":"Jieming Yin et al. \"Modular routing design for chiplet-based systems \". In: 45th Annual International Symposium on Computer Architecture (ISCA). IEEE. 2018 , pp. 726 -- 738 . Jieming Yin et al. \"Modular routing design for chiplet-based systems\". In: 45th Annual International Symposium on Computer Architecture (ISCA). IEEE. 2018, pp. 726--738."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3029682"},{"key":"e_1_3_2_1_5_1","first-page":"1047","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE.","author":"Taheri Ebadollah","year":"2022","unstructured":"Ebadollah Taheri , Sudeep Pasricha , and Mahdi Nikdast . \"DeFT : A Deadlock-Free and Fault-Tolerant Routing Algorithm for 2.5 D Chiplet Networks\". In: 2022 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE. 2022 , pp. 1047 -- 1052 . Ebadollah Taheri, Sudeep Pasricha, and Mahdi Nikdast. \"DeFT: A Deadlock-Free and Fault-Tolerant Routing Algorithm for 2.5 D Chiplet Networks\". In: 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE. 2022, pp. 1047--1052."},{"key":"e_1_3_2_1_6_1","first-page":"986","volume-title":"2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE.","author":"Yibo","year":"2022","unstructured":"Yibo Wu et al. \"Upward Packet Popup for Deadlock Freedom in Modular Chiplet-Based Systems \". In: 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE. 2022 , pp. 986 -- 1000 . Yibo Wu et al. \"Upward Packet Popup for Deadlock Freedom in Modular Chiplet-Based Systems\". In: 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE. 2022, pp. 986--1000."},{"key":"e_1_3_2_1_7_1","first-page":"443","volume-title":"Design Automation Conference.","author":"Cong Jason","year":"2010","unstructured":"Jason Cong , Chunyue Liu , and Glenn Reinman . \"ACES : Application specific cycle elimination and splitting for deadlock-free routing on irregular Network-on-Chip \". In: Design Automation Conference. 2010 , pp. 443 -- 448 . Jason Cong, Chunyue Liu, and Glenn Reinman. \"ACES: Application specific cycle elimination and splitting for deadlock-free routing on irregular Network-on-Chip\". In: Design Automation Conference. 2010, pp. 443--448."},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"2013 Seventh IEEE\/ACM International Symposium on Networks-on-Chip (NoCS).","author":"Amit","year":"2013","unstructured":"Amit Verma et al. \"A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs \". In: 2013 Seventh IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 2013 , pp. 1 -- 7 . Amit Verma et al. \"A greedy approach for latency-bounded deadlock-free routing path allocation for application-specific NoCs\". In: 2013 Seventh IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 2013, pp. 1--7."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722232"},{"key":"e_1_3_2_1_10_1","first-page":"259","volume-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA).","author":"Binzhang","year":"2011","unstructured":"Binzhang Fu et al. \"An abacus turn model for time\/space-efficient reconfigurable routing \". In: 2011 38th Annual International Symposium on Computer Architecture (ISCA). 2011 , pp. 259 -- 270 . Binzhang Fu et al. \"An abacus turn model for time\/space-efficient reconfigurable routing\". In: 2011 38th Annual International Symposium on Computer Architecture (ISCA). 2011, pp. 259--270."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00066"},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"2020 57th ACM\/IEEE Design Automation Conference (DAC).","author":"Zheng Hao","year":"2020","unstructured":"Hao Zheng , Ke Wang , and Ahmed Louri . \" A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore Architectures\". In: 2020 57th ACM\/IEEE Design Automation Conference (DAC). 2020 , pp. 1 -- 6 . Hao Zheng, Ke Wang, and Ahmed Louri. \"A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore Architectures\". In: 2020 57th ACM\/IEEE Design Automation Conference (DAC). 2020, pp. 1--6."},{"key":"e_1_3_2_1_13_1","first-page":"49","volume-title":"2021 58th ACM\/IEEE Design Automation Conference (DAC).","author":"Mengdi","year":"2021","unstructured":"Mengdi Wang et al. \"Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization \". In: 2021 58th ACM\/IEEE Design Automation Conference (DAC). 2021 , pp. 49 -- 54 . Mengdi Wang et al. \"Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization\". In: 2021 58th ACM\/IEEE Design Automation Conference (DAC). 2021, pp. 49--54."},{"key":"e_1_3_2_1_14_1","first-page":"146","volume-title":"SIAM journal on computing 1.2","author":"Tarjan Robert","year":"1972","unstructured":"Robert Tarjan . \"Depth-first search and linear graph algorithms\". In: SIAM journal on computing 1.2 ( 1972 ), pp. 146 -- 160 . Robert Tarjan. \"Depth-first search and linear graph algorithms\". In: SIAM journal on computing 1.2 (1972), pp. 146--160."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_16_1","first-page":"145","volume-title":"2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE.","author":"Rafael","year":"2017","unstructured":"Rafael KV Maeda et al. \"Fast and accurate exploration of multi-level caches using hierarchical reuse distance \". In: 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE. 2017 , pp. 145 -- 156 . Rafael KV Maeda et al. \"Fast and accurate exploration of multi-level caches using hierarchical reuse distance\". In: 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE. 2017, pp. 145--156."},{"key":"e_1_3_2_1_17_1","first-page":"66","volume-title":"IEEE.","author":"Weichen","year":"2011","unstructured":"Weichen Liu et al. \"A NoC traffic suite based on real applications\". In: 2011 IEEE computer society annual symposium on VLSI . IEEE. 2011 , pp. 66 -- 71 . Weichen Liu et al. \"A NoC traffic suite based on real applications\". In: 2011 IEEE computer society annual symposium on VLSI. IEEE. 2011, pp. 66--71."}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"]},"container-title":["Proceedings of the 16th International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3610396.3618088","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3610396.3618088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:02Z","timestamp":1750182542000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3610396.3618088"}},"subtitle":["An Application-Specific Deadlock-Free Routing for Chiplet-Based Systems"],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":17,"alternative-id":["10.1145\/3610396.3618088","10.1145\/3610396"],"URL":"https:\/\/doi.org\/10.1145\/3610396.3618088","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-10-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}