{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:12:30Z","timestamp":1750219950770,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["SCHN741\/8-1"],"award-info":[{"award-number":["SCHN741\/8-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3610396.3618089","type":"proceedings-article","created":{"date-parts":[[2023,10,12]],"date-time":"2023-10-12T20:30:40Z","timestamp":1697142640000},"page":"9-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Network-On-Chip Performance Evaluation by Synchronous Circuit Simulation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-5484-1575","authenticated-orcid":false,"given":"Leon","family":"Werner","sequence":"first","affiliation":[{"name":"Department of Computer Science, RPTU Kaiserslautern-Landau, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0162-3675","authenticated-orcid":false,"given":"Julius","family":"Roob","sequence":"additional","affiliation":[{"name":"Department of Computer Science, RPTU Kaiserslautern-Landau, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1305-7132","authenticated-orcid":false,"given":"Klaus","family":"Schneider","sequence":"additional","affiliation":[{"name":"Department of Computer Science, RPTU Kaiserslautern-Landau, Germany"}]}],"member":"320","published-online":{"date-parts":[[2023,10,28]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.97897"},{"key":"e_1_3_2_1_2_1","volume-title":"Correct Hardware Design and Verification Methods (CHARME) (IFIP Conference Proceedings","volume":"251","author":"Baldi M.","unstructured":"M. Baldi , F. Corno , M. Rebaudengo , P. Prinetto , M. Sonza Reorda , and G. Squillero . 1997. Simulation-based verification of network protocols performance . In Correct Hardware Design and Verification Methods (CHARME) (IFIP Conference Proceedings , Vol. 105), H.F. Li and D.K. Probst (Eds.). Chapman & Hall, Montr\u00e9al, Qu\u00e9bec, Canada, 236-- 251 . M. Baldi, F. Corno, M. Rebaudengo, P. Prinetto, M. Sonza Reorda, and G. Squillero. 1997. Simulation-based verification of network protocols performance. In Correct Hardware Design and Verification Methods (CHARME) (IFIP Conference Proceedings, Vol. 105), H.F. Li and D.K. Probst (Eds.). Chapman & Hall, Montr\u00e9al, Qu\u00e9bec, Canada, 236--251."},{"key":"e_1_3_2_1_3_1","unstructured":"W.J. Dally and B. Towles. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann.  W.J. Dally and B. Towles. 2004. Principles and Practices of Interconnection Networks. Morgan Kaufmann."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"A. Eslami Kiasari A. Jantsch M. Bekooij A. Burns and Z. Lu. 2012. Analytical approaches for performance evaluation of networks-on-chip. In Compilers Architecture and Synthesis for Embedded Systems (CASES) A. Jerraya L. Carloni V. Mooney and R. Rabbah (Eds.). ACM Tampere Finland 211--212.  A. Eslami Kiasari A. Jantsch M. Bekooij A. Burns and Z. Lu. 2012. Analytical approaches for performance evaluation of networks-on-chip. In Compilers Architecture and Synthesis for Embedded Systems (CASES) A. Jerraya L. Carloni V. Mooney and R. Rabbah (Eds.). ACM Tampere Finland 211--212.","DOI":"10.1145\/2380403.2380442"},{"key":"e_1_3_2_1_5_1","unstructured":"A. Galimberti F. Testa and A. Zeni. 2017. RTL Router Design in SystemVerilog. Project Thesis Politecnico di Milano - Department of Electronics Information and Bioengineering Milano Italy.  A. Galimberti F. Testa and A. Zeni. 2017. RTL Router Design in SystemVerilog. Project Thesis Politecnico di Milano - Department of Electronics Information and Bioengineering Milano Italy."},{"key":"e_1_3_2_1_6_1","unstructured":"J.L. Hennessy and D.A. Patterson. 2019. Computer Architecture -- A Quantitative Approach (6 ed.). Morgan Kaufmann Publishers.  J.L. Hennessy and D.A. Patterson. 2019. Computer Architecture -- A Quantitative Approach (6 ed.). Morgan Kaufmann Publishers."},{"key":"e_1_3_2_1_7_1","unstructured":"Anderson Ignacio. 2022. RaveNoC - configurable Network-on-Chip. https:\/\/github.com\/aignacio\/ravenoc  Anderson Ignacio. 2022. RaveNoC - configurable Network-on-Chip. https:\/\/github.com\/aignacio\/ravenoc"},{"volume-title":"International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). IEEE Computer Society","author":"Jain T.","key":"e_1_3_2_1_9_1","unstructured":"T. Jain and K. Schneider . 2018. Routing Partial Permutations in Interconnection Networks based on Radix Sorting . In International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). IEEE Computer Society , Lille, France. T. Jain and K. Schneider. 2018. Routing Partial Permutations in Interconnection Networks based on Radix Sorting. In International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). IEEE Computer Society, Lille, France."},{"key":"e_1_3_2_1_10_1","first-page":"1","article-title":"An Efficient Self-Routing and Non-Blocking Interconnection Network on Chip. In Network on Chip Architectures (NoCArc), M. Ebrahimi and T. Hollstein (Eds.). ACM, Boston","volume":"4","author":"Jain T.","year":"2017","unstructured":"T. Jain , K. Schneider , and A. Jain . 2017 . An Efficient Self-Routing and Non-Blocking Interconnection Network on Chip. In Network on Chip Architectures (NoCArc), M. Ebrahimi and T. Hollstein (Eds.). ACM, Boston , MA, USA , 4 : 1 -- 4 :6. T. Jain, K. Schneider, and A. Jain. 2017. An Efficient Self-Routing and Non-Blocking Interconnection Network on Chip. In Network on Chip Architectures (NoCArc), M. Ebrahimi and T. Hollstein (Eds.). ACM, Boston, MA, USA, 4:1--4:6.","journal-title":"MA, USA"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2017.0068"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687505"},{"volume-title":"International Conference on Green Engineering and Technologies (IC-GET). IEEE Computer Society","author":"Prasad E. Lakshmi","key":"e_1_3_2_1_13_1","unstructured":"E. Lakshmi Prasad , A.R. Reddy , and M.N. Giri Prasad . 2016. Performance comparison of network on chip methods . In International Conference on Green Engineering and Technologies (IC-GET). IEEE Computer Society , Coimbatore, India. E. Lakshmi Prasad, A.R. Reddy, and M.N. Giri Prasad. 2016. Performance comparison of network on chip methods. In International Conference on Green Engineering and Technologies (IC-GET). IEEE Computer Society, Coimbatore, India."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224157"},{"volume-title":"IEEE Computer Society Annual Symposium on VLSI. IEEE Computer Society","author":"Liu W.","key":"e_1_3_2_1_15_1","unstructured":"W. Liu , J. Xu , X. Wu , Y. Ye , X. Wang , W. Zhang , M. Nikdast , and Z. Wang . 2011. A NoC Traffic Suite Based on Real Applications . In IEEE Computer Society Annual Symposium on VLSI. IEEE Computer Society , Chennai, India, 66--71. W. Liu, J. Xu, X. Wu, Y. Ye, X. Wang, W. Zhang, M. Nikdast, and Z. Wang. 2011. A NoC Traffic Suite Based on Real Applications. In IEEE Computer Society Annual Symposium on VLSI. IEEE Computer Society, Chennai, India, 66--71."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"M. Manderscheid G. Weiss and R. Knorr. 2015. Verifying network performance of cyber-physical systems with multiple runtime configurations. In Embedded Software (EMSOFT) A. Girault and N. Guan (Eds.). IEEE Computer Society Amsterdam Netherlands 247--255.  M. Manderscheid G. Weiss and R. Knorr. 2015. Verifying network performance of cyber-physical systems with multiple runtime configurations. In Embedded Software (EMSOFT) A. Girault and N. Guan (Eds.). IEEE Computer Society Amsterdam Netherlands 247--255.","DOI":"10.1109\/EMSOFT.2015.7318280"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"U.Y. Ogras and R. Marculescu. 2007. Analytical router modeling for networks-on-chip performance analysis. In Design Automation and Test in Europe (DATE). IEEE Computer Society Nice France 1096--1101.  U.Y. Ogras and R. Marculescu. 2007. Analytical router modeling for networks-on-chip performance analysis. In Design Automation and Test in Europe (DATE). IEEE Computer Society Nice France 1096--1101.","DOI":"10.1109\/DATE.2007.364440"},{"key":"e_1_3_2_1_18_1","first-page":"10","article-title":"Performance of Processor-Memory Interconnections for Multiprocessors","volume":"30","author":"Patel J.H.","year":"1981","unstructured":"J.H. Patel . 1981 . Performance of Processor-Memory Interconnections for Multiprocessors . IEEE Trans. Comput. 30 , 10 (October 1981), 771--780. J.H. Patel. 1981. Performance of Processor-Memory Interconnections for Multiprocessors. IEEE Trans. Comput. 30, 10 (October 1981), 771--780.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Z. Qian D.-C. Juan P. Bogdan C.-Y. Tsui D. Marculescu and R. Marculescu. 2013. SVR-NoC: a performance analysis tool for network-on-chips using learning-based support vector regression model. In Design Automation and Test in Europe (DATE). EDA Consortium\/ACM Grenoble France 354--357.  Z. Qian D.-C. Juan P. Bogdan C.-Y. Tsui D. Marculescu and R. Marculescu. 2013. SVR-NoC: a performance analysis tool for network-on-chips using learning-based support vector regression model. In Design Automation and Test in Europe (DATE). EDA Consortium\/ACM Grenoble France 354--357.","DOI":"10.7873\/DATE.2013.083"},{"volume-title":"Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD). IEEE Computer Society","author":"Salminen E.","key":"e_1_3_2_1_21_1","unstructured":"E. Salminen , A. Kulmala , and T.D. Hamalainen . 2007. On network-on-chip comparison . In Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD). IEEE Computer Society , L\u00fcbeck, Germany. E. Salminen, A. Kulmala, and T.D. Hamalainen. 2007. On network-on-chip comparison. In Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD). IEEE Computer Society, L\u00fcbeck, Germany."},{"key":"e_1_3_2_1_22_1","volume-title":"Technical Report ECE-VCL-2012-2. VLSI Computation Lab, ECE Department","author":"Tran A.T.","year":"2012","unstructured":"A.T. Tran and B.M. Baas . 2012 . NoCTweak: a Highly Parameterizable Simulator for Early Exploration of Performance and Energy of Networks On-Chip . Technical Report ECE-VCL-2012-2. VLSI Computation Lab, ECE Department , University of California at Davis. A.T. Tran and B.M. Baas. 2012. NoCTweak: a Highly Parameterizable Simulator for Early Exploration of Performance and Energy of Networks On-Chip. Technical Report ECE-VCL-2012-2. VLSI Computation Lab, ECE Department, University of California at Davis."},{"key":"e_1_3_2_1_23_1","unstructured":"veripool.org. 2023. Welcome to Verilator. https:\/\/www.veripool.org\/verilator\/  veripool.org. 2023. Welcome to Verilator. https:\/\/www.veripool.org\/verilator\/"},{"key":"e_1_3_2_1_24_1","unstructured":"H. Wang X. Zhu L. Peh and S. Malik. 2002. Orion: a power-performance simulator for interconnection networks. In Microarchitecture (MICRO). IEEE Computer Society Istanbul Turkey 294--305.  H. Wang X. Zhu L. Peh and S. Malik. 2002. Orion: a power-performance simulator for interconnection networks. In Microarchitecture (MICRO). IEEE Computer Society Istanbul Turkey 294--305."},{"key":"e_1_3_2_1_25_1","unstructured":"Leon Werner. 2023. Verilator based NoC performance evaluation. https:\/\/gitlab.com\/thesis80\/verilator-based-noc-performance-evaluation  Leon Werner. 2023. Verilator based NoC performance evaluation. https:\/\/gitlab.com\/thesis80\/verilator-based-noc-performance-evaluation"},{"key":"e_1_3_2_1_26_1","first-page":"1","article-title":"Scalable and realistic benchmark synthesis for efficient NoC performance evaluation: a complex network analysis approach. In International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS). ACM, Pittsburgh","volume":"2","author":"Xue Y.","year":"2016","unstructured":"Y. Xue and P. Bogdan . 2016 . Scalable and realistic benchmark synthesis for efficient NoC performance evaluation: a complex network analysis approach. In International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS). ACM, Pittsburgh , Pennsylvania, USA , 2 : 1 -- 2 :10. Y. Xue and P. Bogdan. 2016. Scalable and realistic benchmark synthesis for efficient NoC performance evaluation: a complex network analysis approach. In International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS). ACM, Pittsburgh, Pennsylvania, USA, 2:1--2:10.","journal-title":"Pennsylvania, USA"}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Toronto ON Canada","acronym":"MICRO '23"},"container-title":["Proceedings of the 16th International Workshop on Network on Chip Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3610396.3618089","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3610396.3618089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T17:49:02Z","timestamp":1750182542000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3610396.3618089"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":24,"alternative-id":["10.1145\/3610396.3618089","10.1145\/3610396"],"URL":"https:\/\/doi.org\/10.1145\/3610396.3618089","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-10-28","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}