{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T19:02:55Z","timestamp":1763665375104,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T00:00:00Z","timestamp":1702857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,12,18]]},"DOI":"10.1145\/3611315.3633244","type":"proceedings-article","created":{"date-parts":[[2024,1,25]],"date-time":"2024-01-25T18:09:34Z","timestamp":1706206174000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Heterogeneous Instruction Set Architecture for RRAM-enabled In-memory Computing"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1751-5265","authenticated-orcid":false,"given":"Houji","family":"Zhou","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Huazhong University of Science and Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7083-5644","authenticated-orcid":false,"given":"Zhiwei","family":"Zhou","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Huazhong University of Science and Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6966-1542","authenticated-orcid":false,"given":"Shengguang","family":"Ren","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits,, Huazhong University of Science and Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4814-5420","authenticated-orcid":false,"given":"Jia","family":"Chen","sequence":"additional","affiliation":[{"name":"AI Chip Center for Emerging Smart Systems, InnoHK, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1930-8550","authenticated-orcid":false,"given":"Yi","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Huazhong University of Science and Technology, Hubei Yangtze Memory Laboratories, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5621-5495","authenticated-orcid":false,"given":"Xiangshui","family":"Miao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Huazhong University of Science and Technology, Hubei Yangtze Memory Laboratories, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,1,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2018.8638612"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/s12200-022-00025-4"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH53687.2021.9642235"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322237"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.aam9744"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2012.6213650"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2022.3152385"},{"key":"e_1_3_2_1_11_1","unstructured":"NVIDIA. 2023. NVIDIA H100 Tensor Core GPU. https:\/\/www.nvidia.cn\/data-center\/h100\/"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317935"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2016.12"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2022.3222059"},{"volume-title":"User-level ISA, version 2.0.","author":"Andrew Waterman","key":"e_1_3_2_1_15_1","unstructured":"Andrew Waterman 2014. The RISC-V instruction set manual, volume I: User-level ISA, version 2.0."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"}],"event":{"name":"NANOARCH '23: 18th ACM International Symposium on Nanoscale Architectures","acronym":"NANOARCH '23","location":"Dresden Germany"},"container-title":["Proceedings of the 18th ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3611315.3633244","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3611315.3633244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:12:33Z","timestamp":1755907953000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3611315.3633244"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,18]]},"references-count":16,"alternative-id":["10.1145\/3611315.3633244","10.1145\/3611315"],"URL":"https:\/\/doi.org\/10.1145\/3611315.3633244","relation":{},"subject":[],"published":{"date-parts":[[2023,12,18]]},"assertion":[{"value":"2024-01-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}