{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:01:12Z","timestamp":1755993672972,"version":"3.44.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T00:00:00Z","timestamp":1702857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,12,18]]},"DOI":"10.1145\/3611315.3633252","type":"proceedings-article","created":{"date-parts":[[2024,1,25]],"date-time":"2024-01-25T18:09:34Z","timestamp":1706206174000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Non Volatile Operators Emulation Platform"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-5712-180X","authenticated-orcid":false,"given":"Alban","family":"Nicolas","sequence":"first","affiliation":[{"name":"Rh\u00f4ne, Institut des Nanotechnologies de Lyon, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2546-6662","authenticated-orcid":false,"given":"C\u00e9dric","family":"Marchand","sequence":"additional","affiliation":[{"name":"Institut des Nanotechnologies de Lyon, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1715-6584","authenticated-orcid":false,"given":"David","family":"Navarro","sequence":"additional","affiliation":[{"name":"Institut des Nanotechnologies de Lyon, France"}]}],"member":"320","published-online":{"date-parts":[[2024,1,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371974"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5121\/ijcsit.2017.9214"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108150"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9069027"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS53253.2021.9505078"},{"key":"e_1_3_2_1_7_1","unstructured":"Jeffrey Osier-Mixon. 2022. RISC-V Cryptographic Extension - Home - RISC-V Internatonal. https:\/\/wiki.riscv.org\/display\/HOME\/Cryptographic+Extensions+TG."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644809"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00085"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942177"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3517812"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485963"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.1986.1146305"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_1_15_1","unstructured":"Lionel\u00a0Sujay Vailshery. 2021. Global iot and non-iot connections 2010-2025."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Andrew Waterman Yunsup Lee David\u00a0A Patterson and Krste Asanovi. 2014. The risc-v instruction set manual. volume 1: User-level isa version 2.0. Technical Report. California Univ Berkeley Dept of Electrical Engineering and Computer Sciences.","DOI":"10.21236\/ADA605735"},{"key":"e_1_3_2_1_18_1","unstructured":"Fei Wen Mian Qin Paul\u00a0V. Gratz and A.\u00a0L.\u00a0Narasimha Reddy. 2020. FPGA-based Hyrbid Memory Emulation System. arxiv:2011.04567\u00a0[cs.AR]"},{"key":"e_1_3_2_1_19_1","unstructured":"Xilinx. 2016. NetFPGA-SUME FPGA Development Board. https:\/\/www.xilinx.com\/products\/boards-and-kits\/1-6ogkf5.html."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967037"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2972319"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2715346"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-020-3227-1"}],"event":{"name":"NANOARCH '23: 18th ACM International Symposium on Nanoscale Architectures","acronym":"NANOARCH '23","location":"Dresden Germany"},"container-title":["Proceedings of the 18th ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3611315.3633252","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3611315.3633252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:12:03Z","timestamp":1755907923000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3611315.3633252"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,18]]},"references-count":23,"alternative-id":["10.1145\/3611315.3633252","10.1145\/3611315"],"URL":"https:\/\/doi.org\/10.1145\/3611315.3633252","relation":{},"subject":[],"published":{"date-parts":[[2023,12,18]]},"assertion":[{"value":"2024-01-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}