{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,14]],"date-time":"2026-05-14T20:18:39Z","timestamp":1778789919322,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T00:00:00Z","timestamp":1702857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"NEUROTEC","award":["16ES1134,16ES1133K"],"award-info":[{"award-number":["16ES1134,16ES1133K"]}]},{"name":"DFG","award":["2253,2262"],"award-info":[{"award-number":["2253,2262"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,12,18]]},"DOI":"10.1145\/3611315.3633268","type":"proceedings-article","created":{"date-parts":[[2024,1,25]],"date-time":"2024-01-25T18:09:34Z","timestamp":1706206174000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Exploring Multi-Valued Logic and its Application in Emerging Post-CMOS Technologies"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8297-1470","authenticated-orcid":false,"given":"Simranjeet","family":"Singh","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Forschungszentrum Juelich, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5709-1521","authenticated-orcid":false,"given":"Elmira","family":"Moussavi","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2892-9837","authenticated-orcid":false,"given":"Christopher","family":"Bengel","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-6053-6886","authenticated-orcid":false,"given":"Sachin","family":"Patkar","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5426-9967","authenticated-orcid":false,"given":"Rainer","family":"Waser","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Forschungszentrum Juelich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6735-3033","authenticated-orcid":false,"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5432-0286","authenticated-orcid":false,"given":"Vikas","family":"Rana","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3275-2429","authenticated-orcid":false,"given":"Vivek","family":"Pachauri","sequence":"additional","affiliation":[{"name":"RWTH Aachen University, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4258-2673","authenticated-orcid":false,"given":"Stephan","family":"Menzel","sequence":"additional","affiliation":[{"name":"Forschungszentrum Juelich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3708-5621","authenticated-orcid":false,"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[{"name":"Newcastle University, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2024,1,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0925-4005(02)00301-5"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.1972.324137"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of NORCHIP\u201999 (11","author":"Dubrova Elena","year":"1999","unstructured":"Elena Dubrova. 1999. Multiple-Valued Logic in VLSI: Challenges and Opportunities. Proceedings of NORCHIP\u201999 (11 1999)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173177"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-18329-3"},{"key":"e_1_3_2_1_6_1","volume-title":"ISCAS","author":"Bengel","year":"2021","unstructured":"Bengel et al.ISCAS 2021. Implementation of Multinary Lukasiewicz Logic using Memristive Devices. (ISCAS 2021)."},{"key":"e_1_3_2_1_7_1","volume-title":"2020. Variability-Aware Modeling of Filamentary Oxide based Bipolar Resistive Switching Cells Using SPICE Level Compact Models. TCAS 1","author":"Bengel","year":"2020","unstructured":"C.\u00a0Bengel et al.2020. Variability-Aware Modeling of Filamentary Oxide based Bipolar Resistive Switching Cells Using SPICE Level Compact Models. TCAS 1 (2020)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.49"},{"key":"e_1_3_2_1_10_1","volume-title":"2019. Exploiting the switching dynamics of HfO2-based ReRAM devices for reliable analog memristive behavior. APL Mater. 7, 9","author":"Cueppers","year":"2019","unstructured":"F.\u00a0Cueppers et al.2019. Exploiting the switching dynamics of HfO2-based ReRAM devices for reliable analog memristive behavior. APL Mater. 7, 9 (2019), 91105\/1\u20139."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3001247"},{"key":"e_1_3_2_1_12_1","volume-title":"2006. Label-free detection of DNA using field-effect transistors. physica status solidi (a) 203, 14","author":"Ingebrandt","year":"2006","unstructured":"Ingebrandt et al.2006. Label-free detection of DNA using field-effect transistors. physica status solidi (a) 203, 14 (2006), 3399\u20133411."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-013-9672-6"},{"key":"e_1_3_2_1_14_1","first-page":"217","article-title":"CNTFET-based design of ternary logic gates and arithmetic circuits","volume":"10","author":"Lin","year":"2009","unstructured":"Lin et al.2009. CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE TNANO 10, 2 (2009), 217\u2013225.","journal-title":"IEEE TNANO"},{"key":"e_1_3_2_1_15_1","volume-title":"2007. Multiple valued logic: Concepts and representations. Synthesis lectures on digital circuits and systems 2, 1","author":"Miller","year":"2007","unstructured":"Miller et al.2007. Multiple valued logic: Concepts and representations. Synthesis lectures on digital circuits and systems 2, 1 (2007), 1\u2013127."},{"key":"e_1_3_2_1_16_1","unstructured":"Nguyen et al.2018. Readout Concepts for Label-Free Biomolecule Detection with Advanced ISFET and Silicon Nanowire Biosensors. (2018)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0956-5663(97)00047-X"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1042\/ebc20150009"},{"key":"e_1_3_2_1_19_1","first-page":"168","article-title":"Carbon-nanotube-based voltage-mode multiple-valued logic design","volume":"4","author":"Raychowdhury","year":"2005","unstructured":"Raychowdhury et al.2005. Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE TNANO 4, 2 (2005), 168\u2013179.","journal-title":"IEEE TNANO"},{"key":"e_1_3_2_1_20_1","volume-title":"DATE","author":"Rai","year":"2021","unstructured":"Rai et al.DATE 2021. Vertical IP Protection of the Next-Generation Devices: Quo Vadis? (DATE 2021)."},{"key":"e_1_3_2_1_21_1","volume-title":"1999. Electrical recordings from rat cardiac muscle cells using field-effect transistors. Physical review E 60, 2","author":"Spr\u00f6ssler","year":"1999","unstructured":"Spr\u00f6ssler et al.1999. Electrical recordings from rat cardiac muscle cells using field-effect transistors. Physical review E 60, 2 (1999), 2171."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS57931.2023.10198206"},{"key":"e_1_3_2_1_23_1","volume-title":"ITALY. 2012 13th International Workshop On Cellular Nanoscale Networks and Their Applications (cnna).","author":"S.","unstructured":"S.\u00a0Kim et al.2012. Selector Devices for Cross-point ReRAM. In 13th CNNA, Turin, ITALY. 2012 13th International Workshop On Cellular Nanoscale Networks and Their Applications (cnna)."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:ALOG.0000024066.66847.89"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3027693"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1038\/srep36652"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201800189"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1002\/9783527680870.ch3"},{"key":"e_1_3_2_1_29_1","volume-title":"Why M-valued circuits are restricted to a small niche?Journal of Multiple-Valued Logic and Soft Computing 9 (01","author":"Etiemble Daniel","year":"2003","unstructured":"Daniel Etiemble. 2003. Why M-valued circuits are restricted to a small niche?Journal of Multiple-Valued Logic and Soft Computing 9 (01 2003), 109\u2013123."},{"key":"e_1_3_2_1_30_1","volume-title":"Evolution of Technologies and Multivalued Circuits. CoRR abs\/1907.01451","author":"Etiemble Daniel","year":"2019","unstructured":"Daniel Etiemble. 2019. Evolution of Technologies and Multivalued Circuits. CoRR abs\/1907.01451 (2019). arxiv:1907.01451http:\/\/arxiv.org\/abs\/1907.01451"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","unstructured":"J.\u00a0W. McPherson. 2007. Reliability Trends with Advanced CMOS Scaling and The Implications for Design. In 2007 IEEE CICC. 405\u2013412. https:\/\/doi.org\/10.1109\/CICC.2007.4405763","DOI":"10.1109\/CICC.2007.4405763"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675860"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050160"}],"event":{"name":"NANOARCH '23: 18th ACM International Symposium on Nanoscale Architectures","location":"Dresden Germany","acronym":"NANOARCH '23"},"container-title":["Proceedings of the 18th ACM International Symposium on Nanoscale Architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3611315.3633268","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3611315.3633268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:12:57Z","timestamp":1755907977000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3611315.3633268"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12,18]]},"references-count":33,"alternative-id":["10.1145\/3611315.3633268","10.1145\/3611315"],"URL":"https:\/\/doi.org\/10.1145\/3611315.3633268","relation":{},"subject":[],"published":{"date-parts":[[2023,12,18]]},"assertion":[{"value":"2024-01-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}