{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T00:10:55Z","timestamp":1783037455983,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":71,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"the Science and Technology Innovation 2030 - New Generation of AI Project","award":["2022ZD0115200"],"award-info":[{"award-number":["2022ZD0115200"]}]},{"name":"Beijing Municipal Science and Technology Project","award":["Z221100007722023"],"award-info":[{"award-number":["Z221100007722023"]}]},{"name":"NSFC","award":["62125403"],"award-info":[{"award-number":["62125403"]}]},{"name":"the National Key Research and Development Program","award":["2021ZD0114400"],"award-info":[{"award-number":["2021ZD0114400"]}]},{"name":"Beijing National Research Center For Information Science And Technology"},{"name":"the Beijing Advanced Innovation Center for Integrated Circuits"},{"name":"Tsinghua University-China Mobile Communications Group Co.,Ltd. Joint Institute"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3614246","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"1395-1408","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Towards Efficient Control Flow Handling in Spatial Architecture via Architecting the Control Flow Plane"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8666-8463","authenticated-orcid":false,"given":"Jinyi","family":"Deng","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6038-3709","authenticated-orcid":false,"given":"Xinru","family":"Tang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8379-7489","authenticated-orcid":false,"given":"Jiahao","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0765-406X","authenticated-orcid":false,"given":"Yuxuan","family":"Li","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-7568-6292","authenticated-orcid":false,"given":"Linyun","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2102-9123","authenticated-orcid":false,"given":"Boxiao","family":"Han","sequence":"additional","affiliation":[{"name":"China Mobile Research Institute, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-5789-3879","authenticated-orcid":false,"given":"Hongjun","family":"He","sequence":"additional","affiliation":[{"name":"China Mobile Research Institute, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2228-8829","authenticated-orcid":false,"given":"Fengbin","family":"Tu","sequence":"additional","affiliation":[{"name":"Tsinghua University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5117-7920","authenticated-orcid":false,"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6942-4395","authenticated-orcid":false,"given":"Yang","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2309-572X","authenticated-orcid":false,"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, China and Shanghai AI lab, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3446804.3446842"},{"key":"e_1_3_2_1_2_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 413\u2013418","author":"Akbari Omid","year":"2018","unstructured":"Omid Akbari , Mehdi Kamal , Ali Afzali-Kusha , Massoud Pedram , and Muhammad Shafique . 2018 . PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture. In 2018 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 413\u2013418 . Omid Akbari, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, and Muhammad Shafique. 2018. PX-CGRA: Polymorphic approximate coarse-grained reconfigurable architecture. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 413\u2013418."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/390013.808479"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857278"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218553"},{"key":"e_1_3_2_1_7_1","volume-title":"Compiler Design for Accelerating Applications on Coarse-Grained Reconfigurable Architectures. Ph.\u00a0D. Dissertation","author":"Balasubramanian Mahesh","unstructured":"Mahesh Balasubramanian . 2021. Compiler Design for Accelerating Applications on Coarse-Grained Reconfigurable Architectures. Ph.\u00a0D. Dissertation . Arizona State University . Mahesh Balasubramanian. 2021. Compiler Design for Accelerating Applications on Coarse-Grained Reconfigurable Architectures. Ph.\u00a0D. Dissertation. Arizona State University."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507772"},{"key":"e_1_3_2_1_9_1","volume-title":"PACT XPP\u2014A self-reconfigurable data processing architecture. the Journal of Supercomputing 26, 2","author":"Baumgarte Volker","year":"2003","unstructured":"Volker Baumgarte , Gerd Ehlers , Frank May , Armin N\u00fcckel , Martin Vorbach , and Markus Weinhardt . 2003. PACT XPP\u2014A self-reconfigurable data processing architecture. the Journal of Supercomputing 26, 2 ( 2003 ), 167\u2013184. Volker Baumgarte, Gerd Ehlers, Frank May, Armin N\u00fcckel, Martin Vorbach, and Markus Weinhardt. 2003. PACT XPP\u2014A self-reconfigurable data processing architecture. the Journal of Supercomputing 26, 2 (2003), 167\u2013184."},{"key":"e_1_3_2_1_10_1","volume-title":"2021 IEEE 39th International Conference on Computer Design (ICCD). IEEE, 509\u2013516","author":"Bavarsad Najmeh\u00a0Nazari","year":"2021","unstructured":"Najmeh\u00a0Nazari Bavarsad , Hosein\u00a0Mohammadi Makrani , Hossein Sayadi , Lawrence Landis , Setareh Rafatirad , and Houman Homayoun . 2021 . HosNa: A DPC++ Benchmark Suite for Heterogeneous Architectures . In 2021 IEEE 39th International Conference on Computer Design (ICCD). IEEE, 509\u2013516 . Najmeh\u00a0Nazari Bavarsad, Hosein\u00a0Mohammadi Makrani, Hossein Sayadi, Lawrence Landis, Setareh Rafatirad, and Houman Homayoun. 2021. HosNa: A DPC++ Benchmark Suite for Heterogeneous Architectures. In 2021 IEEE 39th International Conference on Computer Design (ICCD). IEEE, 509\u2013516."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1962.tb03990.x"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024396"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.173120"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2650280.2650333"},{"key":"e_1_3_2_1_17_1","volume-title":"Dataflow architectures. Annual review of computer science 1, 1","author":"Culler E","year":"1986","unstructured":"David\u00a0 E Culler . 1986. Dataflow architectures. Annual review of computer science 1, 1 ( 1986 ), 225\u2013253. David\u00a0E Culler. 1986. Dataflow architectures. Annual review of computer science 1, 1 (1986), 225\u2013253."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358276"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530454"},{"key":"e_1_3_2_1_20_1","volume-title":"International Symposium on Theoretical Programming. Springer, 187\u2013216","author":"Dennis B","year":"1974","unstructured":"Jack\u00a0 B Dennis , John\u00a0 B Fosseen , and John\u00a0 P Linderman . 1974 . Data flow schemas . In International Symposium on Theoretical Programming. Springer, 187\u2013216 . Jack\u00a0B Dennis, John\u00a0B Fosseen, and John\u00a0P Linderman. 1974. Data flow schemas. In International Symposium on Theoretical Programming. Springer, 187\u2013216."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/LES.2018.2849267","article-title":"i-DPs CGRA: an interleaved-datapaths reconfigurable accelerator for embedded bio-signal processing","volume":"11","author":"Duch Loris","year":"2018","unstructured":"Loris Duch , Soumya Basu , Miguel Pe\u00f3n-Quir\u00f3s , Giovanni Ansaloni , Laura Pozzi , and David Atienza . 2018 . i-DPs CGRA: an interleaved-datapaths reconfigurable accelerator for embedded bio-signal processing . IEEE Embedded Systems Letters 11 , 2 (2018), 50 \u2013 53 . Loris Duch, Soumya Basu, Miguel Pe\u00f3n-Quir\u00f3s, Giovanni Ansaloni, Laura Pozzi, and David Atienza. 2018. i-DPs CGRA: an interleaved-datapaths reconfigurable accelerator for embedded bio-signal processing. IEEE Embedded Systems Letters 11, 2 (2018), 50\u201353.","journal-title":"IEEE Embedded Systems Letters"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.08.007"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797600"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"e_1_3_2_1_27_1","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 1027\u20131040","author":"Gobieski Graham","year":"2021","unstructured":"Graham Gobieski , Ahmet\u00a0Oguz Atli , Kenneth Mai , Brandon Lucia , and Nathan Beckmann . 2021 . Snafu: an ultra-low-power, energy-minimal CGRA-generation framework and architecture . In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 1027\u20131040 . Graham Gobieski, Ahmet\u00a0Oguz Atli, Kenneth Mai, Brandon Lucia, and Nathan Beckmann. 2021. Snafu: an ultra-low-power, energy-minimal CGRA-generation framework and architecture. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 1027\u20131040."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00046"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"e_1_3_2_1_31_1","volume-title":"2011 IEEE 17th International Symposium on High Performance Computer Architecture. IEEE, 503\u2013514","author":"Govindaraju Venkatraman","year":"2011","unstructured":"Venkatraman Govindaraju , Chen-Han Ho , and Karthikeyan Sankaralingam . 2011 . Dynamically specialized datapaths for energy efficient computing . In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. IEEE, 503\u2013514 . Venkatraman Govindaraju, Chen-Han Ho, and Karthikeyan Sankaralingam. 2011. Dynamically specialized datapaths for energy efficient computing. In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. IEEE, 503\u2013514."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.92017"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942148"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1109\/TVLSI.2007.912133","article-title":"The reconfigurable instruction cell array","volume":"16","author":"Khawam Sami","year":"2007","unstructured":"Sami Khawam , Ioannis Nousias , Mark Milward , Ying Yi , Mark Muir , and Tughrul Arslan . 2007 . The reconfigurable instruction cell array . IEEE Transactions on very large scale integration (VLSI) systems 16 , 1 (2007), 75 \u2013 85 . Sami Khawam, Ioannis Nousias, Mark Milward, Ying Yi, Mark Muir, and Tughrul Arslan. 2007. The reconfigurable instruction cell array. IEEE Transactions on very large scale integration (VLSI) systems 16, 1 (2007), 75\u201385.","journal-title":"IEEE Transactions on very large scale integration (VLSI) systems"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331733"},{"key":"e_1_3_2_1_38_1","volume-title":"A new broadcast switching network","author":"Lea C-T","year":"1988","unstructured":"C-T Lea . 1988. A new broadcast switching network . IEEE transactions on communications 36, 10 ( 1988 ), 1128\u20131137. C-T Lea. 1988. A new broadcast switching network. IEEE transactions on communications 36, 10 (1988), 1128\u20131137."},{"key":"e_1_3_2_1_39_1","volume-title":"2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA). IEEE, 541\u2013553","author":"Liu Feng","year":"2015","unstructured":"Feng Liu , Heejin Ahn , Stephen\u00a0 R Beard , Taewook Oh , and David\u00a0 I August . 2015 . DynaSpAM: Dynamic spatial architecture mapping using out of order instruction schedules . In 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA). IEEE, 541\u2013553 . Feng Liu, Heejin Ahn, Stephen\u00a0R Beard, Taewook Oh, and David\u00a0I August. 2015. DynaSpAM: Dynamic spatial architecture mapping using out of order instruction schedules. In 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA). IEEE, 541\u2013553."},{"key":"e_1_3_2_1_40_1","volume-title":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference. IEEE, 1\u20134.","author":"Liu Leibo","year":"2013","unstructured":"Leibo Liu , Chenchen Deng , Dong Wang , Min Zhu , Shouyi Yin , Peng Cao , and Shaojun Wei . 2013 . An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications . In Proceedings of the IEEE 2013 Custom Integrated Circuits Conference. IEEE, 1\u20134. Leibo Liu, Chenchen Deng, Dong Wang, Min Zhu, Shouyi Yin, Peng Cao, and Shaojun Wei. 2013. An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications. In Proceedings of the IEEE 2013 Custom Integrated Circuits Conference. IEEE, 1\u20134."},{"key":"e_1_3_2_1_41_1","first-page":"381","article-title":"HReA: An energy-efficient embedded dynamically reconfigurable fabric for 13-dwarfs processing","volume":"65","author":"Liu Leibo","year":"2017","unstructured":"Leibo Liu , Zhaoshi Li , Chen Yang , Chenchen Deng , Shouyi Yin , and Shaojun Wei . 2017 . HReA: An energy-efficient embedded dynamically reconfigurable fabric for 13-dwarfs processing . IEEE Transactions on Circuits and Systems II: Express Briefs 65 , 3 (2017), 381 \u2013 385 . Leibo Liu, Zhaoshi Li, Chen Yang, Chenchen Deng, Shouyi Yin, and Shaojun Wei. 2017. HReA: An energy-efficient embedded dynamically reconfigurable fabric for 13-dwarfs processing. IEEE Transactions on Circuits and Systems II: Express Briefs 65, 3 (2017), 381\u2013385.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168919.1168878"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00056"},{"key":"e_1_3_2_1_44_1","volume-title":"Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 1064\u20131077","author":"Nguyen M","year":"2021","unstructured":"Quan\u00a0 M Nguyen and Daniel Sanchez . 2021 . Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 1064\u20131077 . Quan\u00a0M Nguyen and Daniel Sanchez. 2021. Fifer: Practical Acceleration of Irregular Applications on Reconfigurable Architectures. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture. 1064\u20131077."},{"key":"e_1_3_2_1_45_1","volume-title":"A coarse grain reconfigurable array (CGRA) for statically scheduled data flow computing. Wave computing white paper","author":"Nicol Chris","year":"2017","unstructured":"Chris Nicol . 2017. A coarse grain reconfigurable array (CGRA) for statically scheduled data flow computing. Wave computing white paper ( 2017 ), 1\u20139. Chris Nicol. 2017. A coarse grain reconfigurable array (CGRA) for statically scheduled data flow computing. Wave computing white paper (2017), 1\u20139."},{"key":"e_1_3_2_1_46_1","volume-title":"A coarse grain reconfigurable array (CGRA) for statically scheduled data flow computing. Wave computing white paper","author":"Nicol Chris","year":"2017","unstructured":"Chris Nicol . 2017. A coarse grain reconfigurable array (CGRA) for statically scheduled data flow computing. Wave computing white paper ( 2017 ), 1\u20139. Chris Nicol. 2017. A coarse grain reconfigurable array (CGRA) for statically scheduled data flow computing. Wave computing white paper (2017), 1\u20139."},{"key":"e_1_3_2_1_47_1","volume-title":"FlexMoE: Scaling Large-scale Sparse Pre-trained Model Training via Dynamic Device Placement. arXiv preprint arXiv:2304.03946","author":"Nie Xiaonan","year":"2023","unstructured":"Xiaonan Nie , Xupeng Miao , Zilong Wang , Zichao Yang , Jilong Xue , Lingxiao Ma , Gang Cao , and Bin Cui . 2023. FlexMoE: Scaling Large-scale Sparse Pre-trained Model Training via Dynamic Device Placement. arXiv preprint arXiv:2304.03946 ( 2023 ). Xiaonan Nie, Xupeng Miao, Zilong Wang, Zichao Yang, Jilong Xue, Lingxiao Ma, Gang Cao, and Bin Cui. 2023. FlexMoE: Scaling Large-scale Sparse Pre-trained Model Training via Dynamic Device Placement. arXiv preprint arXiv:2304.03946 (2023)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485935"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304025"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"e_1_3_2_1_54_1","volume-title":"Modern coding theory","author":"Richardson Tom","unstructured":"Tom Richardson and Ruediger Urbanke . 2008. Modern coding theory . Cambridge university press . Tom Richardson and Ruediger Urbanke. 2008. Modern coding theory. Cambridge university press."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522341"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980156"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337583"},{"key":"e_1_3_2_1_58_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1598\u20131603","author":"Souza Jeckson\u00a0Dellagostin","year":"2016","unstructured":"Jeckson\u00a0Dellagostin Souza , Luigi Carro , Mateus\u00a0Beck Rutzig , and Antonio Carlos\u00a0Schneider Beck . 2016 . A reconfigurable heterogeneous multicore with a homogeneous ISA. In 2016 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1598\u20131603 . Jeckson\u00a0Dellagostin Souza, Luigi Carro, Mateus\u00a0Beck Rutzig, and Antonio Carlos\u00a0Schneider Beck. 2016. A reconfigurable heterogeneous multicore with a homogeneous ISA. In 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1598\u20131603."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393261"},{"key":"e_1_3_2_1_60_1","volume-title":"WaveScalar. In Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Swanson Steven","year":"2003","unstructured":"Steven Swanson , Ken Michelson , Andrew Schwerin , and Mark Oskin . 2003 . WaveScalar. In Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture , 2003. MICRO-36. IEEE, 291\u2013302. Steven Swanson, Ken Michelson, Andrew Schwerin, and Mark Oskin. 2003. WaveScalar. In Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36. IEEE, 291\u2013302."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233307.1233308"},{"key":"e_1_3_2_1_62_1","volume-title":"DRIPS: Dynamic Rebalancing of Pipelined Streaming Applications on CGRAs. In 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 304\u2013316","author":"Tan Cheng","year":"2022","unstructured":"Cheng Tan , Nicolas\u00a0Bohm Agostini , Tong Geng , Chenhao Xie , Jiajia Li , Ang Li , Kevin\u00a0 J Barker , and Antonino Tumeo . 2022 . DRIPS: Dynamic Rebalancing of Pipelined Streaming Applications on CGRAs. In 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 304\u2013316 . Cheng Tan, Nicolas\u00a0Bohm Agostini, Tong Geng, Chenhao Xie, Jiajia Li, Ang Li, Kevin\u00a0J Barker, and Antonino Tumeo. 2022. DRIPS: Dynamic Rebalancing of Pipelined Streaming Applications on CGRAs. In 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 304\u2013316."},{"key":"e_1_3_2_1_63_1","volume-title":"d.]. Software and Silicon in Serbia w\/ Ljubisa Bajic and Jim Keller. https:\/\/tenstorrent.com\/research\/software-and-silicon-in-serbia-w-ljubisa-bajic-and-jim-keller\/","year":"2022","unstructured":"tenstorrent. [n. d.]. Software and Silicon in Serbia w\/ Ljubisa Bajic and Jim Keller. https:\/\/tenstorrent.com\/research\/software-and-silicon-in-serbia-w-ljubisa-bajic-and-jim-keller\/ ( 2022 , Mar 17). tenstorrent. [n. d.]. Software and Silicon in Serbia w\/ Ljubisa Bajic and Jim Keller. https:\/\/tenstorrent.com\/research\/software-and-silicon-in-serbia-w-ljubisa-bajic-and-jim-keller\/ (2022, Mar 17)."},{"key":"e_1_3_2_1_64_1","volume-title":"2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 412\u2013425","author":"Torng Christopher","year":"2021","unstructured":"Christopher Torng , Peitian Pan , Yanghui Ou , Cheng Tan , and Christopher Batten . 2021 . Ultra-elastic cgras for irregular loop specialization . In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 412\u2013425 . Christopher Torng, Peitian Pan, Yanghui Ou, Cheng Tan, and Christopher Batten. 2021. Ultra-elastic cgras for irregular loop specialization. In 2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 412\u2013425."},{"key":"e_1_3_2_1_65_1","volume-title":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1\u201313","author":"Vasilyev Artem","year":"2016","unstructured":"Artem Vasilyev , Nikhil Bhagdikar , Ardavan Pedram , Stephen Richardson , Shahar Kvatinsky , and Mark Horowitz . 2016 . Evaluating programmable architectures for imaging and vision applications . In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1\u201313 . Artem Vasilyev, Nikhil Bhagdikar, Ardavan Pedram, Stephen Richardson, Shahar Kvatinsky, and Mark Horowitz. 2016. Evaluating programmable architectures for imaging and vision applications. In 2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1\u201313."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665703"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00013"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/85.238389"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446060"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00063"},{"key":"e_1_3_2_1_71_1","volume-title":"Vol.\u00a01","author":"Yeung KW","unstructured":"Alfred\u00a0 KW Yeung and Jan\u00a0 M Rabaey . 1993. A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms. In [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences , Vol.\u00a01 . IEEE , 169\u2013178. Alfred\u00a0KW Yeung and Jan\u00a0M Rabaey. 1993. A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms. In [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences, Vol.\u00a01. IEEE, 169\u2013178."}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614246","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3614246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:20Z","timestamp":1750178780000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614246"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":71,"alternative-id":["10.1145\/3613424.3614246","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3614246","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}