{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T08:37:07Z","timestamp":1767861427363,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":62,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3614247","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"367-379","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["MAD MAcce: Supporting Multiply-Add Operations for Democratizing Matrix-Multiplication Accelerators"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-2523-7043","authenticated-orcid":false,"given":"Seunghwan","family":"Sung","sequence":"first","affiliation":[{"name":"Yonsei University, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8475-7040","authenticated-orcid":false,"given":"Sujin","family":"Hur","sequence":"additional","affiliation":[{"name":"Yonsei University, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0106-6590","authenticated-orcid":false,"given":"Sungwoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Yonsei University, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4090-4025","authenticated-orcid":false,"given":"Dongho","family":"Ha","sequence":"additional","affiliation":[{"name":"Yonsei University, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6442-3705","authenticated-orcid":false,"given":"Yunho","family":"Oh","sequence":"additional","affiliation":[{"name":"Korea University, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5390-6445","authenticated-orcid":false,"given":"Won Woo","family":"Ro","sequence":"additional","affiliation":[{"name":"Yonsei University, Republic of Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC55821.2022.9926299"},{"key":"e_1_3_2_1_2_1","unstructured":"Michael Andersch Greg Palmer Ronny Krashinsky Nick Stam Vishal Mehta Gonzalo Brito and Sridhar Ramaswamy. 2022. NVIDIA Hopper Architecture In-Depth. In NVIDIA Technical Blog. https:\/\/developer.nvidia.com\/blog\/nvidia-hopper-architecture-in-depth\/ Michael Andersch Greg Palmer Ronny Krashinsky Nick Stam Vishal Mehta Gonzalo Brito and Sridhar Ramaswamy. 2022. NVIDIA Hopper Architecture In-Depth. In NVIDIA Technical Blog. https:\/\/developer.nvidia.com\/blog\/nvidia-hopper-architecture-in-depth\/"},{"key":"e_1_3_2_1_3_1","volume-title":"Duane\u00a0Merrill and John Tran","author":"Andrew\u00a0Kerr Julien\u00a0Demouth","year":"2017","unstructured":"Julien\u00a0Demouth Andrew\u00a0Kerr , Duane\u00a0Merrill and John Tran . 2017 . CUTLASS : Fast Linear Algebra in CUDA C ++. https:\/\/developer.nvidia.com\/blog\/cutlass-linear-algebra-cuda\/ Julien\u00a0Demouth Andrew\u00a0Kerr, Duane\u00a0Merrill and John Tran. 2017. CUTLASS: Fast Linear Algebra in CUDA C++. https:\/\/developer.nvidia.com\/blog\/cutlass-linear-algebra-cuda\/"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3061394"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3331057"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00032"},{"key":"e_1_3_2_1_10_1","volume-title":"TensorFHE: Achieving Practical Computation on Encrypted Data Using GPGPU. In 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA).","author":"Fan Shengyu","year":"2023","unstructured":"Shengyu Fan , Zhiwei Wang , Weizhi Xu , Rui Hou , Dan Meng , and Mingzhe Zhang . 2023 . TensorFHE: Achieving Practical Computation on Encrypted Data Using GPGPU. In 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). Shengyu Fan, Zhiwei Wang, Weizhi Xu, Rui Hou, Dan Meng, and Mingzhe Zhang. 2023. TensorFHE: Achieving Practical Computation on Encrypted Data Using GPGPU. In 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3437801.3441599"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218732"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589039"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00050"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3329785.3329932"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476177"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3514221.3517869"},{"key":"e_1_3_2_1_18_1","unstructured":"Zhe Jia Marco Maggioni Benjamin Staiger and Daniele\u00a0P Scarpazza. 2018. Dissecting the NVIDIA volta GPU architecture via microbenchmarking. In arXiv preprint arXiv:1804.06826. Zhe Jia Marco Maggioni Benjamin Staiger and Daniele\u00a0P Scarpazza. 2018. Dissecting the NVIDIA volta GPU architecture via microbenchmarking. In arXiv preprint arXiv:1804.06826."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480063"},{"key":"e_1_3_2_1_20_1","volume-title":"AccelWattch: A Power Modeling Framework for Modern GPUs. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO \u201921)","author":"Kandiah Vijay","year":"2021","unstructured":"Vijay Kandiah , Scott Peverelle , Mahmoud Khairy , Junrui Pan , Amogh Manjunath , Timothy\u00a0 G. Rogers , Tor\u00a0 M. Aamodt , and Nikos Hardavellas . 2021 . AccelWattch: A Power Modeling Framework for Modern GPUs. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO \u201921) . Vijay Kandiah, Scott Peverelle, Mahmoud Khairy, Junrui Pan, Amogh Manjunath, Timothy\u00a0G. Rogers, Tor\u00a0M. Aamodt, and Nikos Hardavellas. 2021. AccelWattch: A Power Modeling Framework for Modern GPUs. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO \u201921)."},{"key":"e_1_3_2_1_21_1","volume-title":"Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).","author":"Khairy Mahmoud","year":"2020","unstructured":"Mahmoud Khairy , Zhesheng Shen , Tor\u00a0 M Aamodt , and Timothy\u00a0 G Rogers . 2020 . Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). Mahmoud Khairy, Zhesheng Shen, Tor\u00a0M Aamodt, and Timothy\u00a0G Rogers. 2020. Accel-Sim: An Extensible Simulation Framework for Validated GPU Modeling. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-08754-7_37"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3152217"},{"key":"e_1_3_2_1_24_1","volume-title":"tcfft: Accelerating half-precision FFT through tensor cores. arXiv preprint arXiv:2104.11471","author":"Li Binrui","year":"2021","unstructured":"Binrui Li , Shenggan Cheng , and James Lin . 2021. tcfft: Accelerating half-precision FFT through tensor cores. arXiv preprint arXiv:2104.11471 ( 2021 ). Binrui Li, Shenggan Cheng, and James Lin. 2021. tcfft: Accelerating half-precision FFT through tensor cores. arXiv preprint arXiv:2104.11471 (2021)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.2478\/mlbmb-2013-0009"},{"key":"e_1_3_2_1_26_1","volume-title":"Toward Accelerated Stencil Computation by Adapting Tensor Core Unit on GPU(ICS \u201922)","author":"Liu Xiaoyan","unstructured":"Xiaoyan Liu , Yi Liu , Hailong Yang , Jianjin Liao , Mingzhen Li , Zhongzhi Luan , and Depei Qian . 2022. Toward Accelerated Stencil Computation by Adapting Tensor Core Unit on GPU(ICS \u201922) . Association for Computing Machinery . Xiaoyan Liu, Yi Liu, Hailong Yang, Jianjin Liao, Mingzhen Li, Zhongzhi Luan, and Depei Qian. 2022. Toward Accelerated Stencil Computation by Adapting Tensor Core Unit on GPU(ICS \u201922). Association for Computing Machinery."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3092312"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC43674.2020.9286192"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISBI48211.2021.9434068"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3524059.3532377"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"John Michalakes and Manish Vachharajani. 2008. GPU acceleration of numerical weather prediction. In Parallel Processing Letters 18.04 Vol.\u00a032. 531\u2013548. John Michalakes and Manish Vachharajani. 2008. GPU acceleration of numerical weather prediction. In Parallel Processing Letters 18.04 Vol.\u00a032. 531\u2013548.","DOI":"10.1142\/S0129626408003557"},{"key":"e_1_3_2_1_32_1","volume-title":"Multi-GPU-Enabled Quantum Circuit Simulations on HPC-AI System. In International Conference on Data Management, Analytics & Innovation. Springer, 845\u2013854","author":"Modani Manish","year":"2023","unstructured":"Manish Modani , Anindita Banerjee , and Abhishek Das . 2023 . Multi-GPU-Enabled Quantum Circuit Simulations on HPC-AI System. In International Conference on Data Management, Analytics & Innovation. Springer, 845\u2013854 . Manish Modani, Anindita Banerjee, and Abhishek Das. 2023. Multi-GPU-Enabled Quantum Circuit Simulations on HPC-AI System. In International Conference on Data Management, Analytics & Innovation. Springer, 845\u2013854."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1103\/PRXQuantum.3.020331"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3011893"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00043"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00043"},{"key":"e_1_3_2_1_37_1","unstructured":"NVIDIA. 2017. NVIDIA TESLA V100 GPU ARCHITECTURE. https:\/\/images.nvidia.com\/content\/volta-architecture\/pdf\/volta-architecture-whitepaper.pdf. NVIDIA. 2017. NVIDIA TESLA V100 GPU ARCHITECTURE. https:\/\/images.nvidia.com\/content\/volta-architecture\/pdf\/volta-architecture-whitepaper.pdf."},{"key":"e_1_3_2_1_38_1","volume-title":"CUTLASS: CUDA Templates for Linear Algebra Subroutines. In NVIDIA Technical Blog. https:\/\/github.com\/NVIDIA\/cutlass","author":"NVIDIA.","year":"2018","unstructured":"NVIDIA. 2018 . CUTLASS: CUDA Templates for Linear Algebra Subroutines. In NVIDIA Technical Blog. https:\/\/github.com\/NVIDIA\/cutlass NVIDIA. 2018. CUTLASS: CUDA Templates for Linear Algebra Subroutines. In NVIDIA Technical Blog. https:\/\/github.com\/NVIDIA\/cutlass"},{"key":"e_1_3_2_1_39_1","unstructured":"NVIDIA. 2019. NVIDIA T4 TENSOR CORE GPU. https:\/\/www.nvidia.com\/content\/dam\/en-zz\/Solutions\/Data-Center\/tesla-t4\/t4-tensor-core-datasheet-951643.pdf. NVIDIA. 2019. NVIDIA T4 TENSOR CORE GPU. https:\/\/www.nvidia.com\/content\/dam\/en-zz\/Solutions\/Data-Center\/tesla-t4\/t4-tensor-core-datasheet-951643.pdf."},{"key":"e_1_3_2_1_40_1","unstructured":"NVIDIA. 2020. NVIDIA A100 Tensor Core GPU Architecture. https:\/\/images.nvidia.com\/aem-dam\/en-zz\/Solutions\/data-center\/nvidia-ampere-architecture-whitepaper.pdf. NVIDIA. 2020. NVIDIA A100 Tensor Core GPU Architecture. https:\/\/images.nvidia.com\/aem-dam\/en-zz\/Solutions\/data-center\/nvidia-ampere-architecture-whitepaper.pdf."},{"key":"e_1_3_2_1_41_1","unstructured":"NVIDIA. 2021. Warp Level Matrix Multiply-Accumulate Instructions. https:\/\/docs.nvidia.com\/cuda\/parallel-thread-execution\/index.html#warplevel-matrix-instructions NVIDIA. 2021. Warp Level Matrix Multiply-Accumulate Instructions. https:\/\/docs.nvidia.com\/cuda\/parallel-thread-execution\/index.html#warplevel-matrix-instructions"},{"key":"e_1_3_2_1_42_1","unstructured":"NVIDIA. 2023. CUDA Binary Utilities. https:\/\/docs.nvidia.com\/cuda\/cuda-binary-utilities\/index.html. NVIDIA. 2023. CUDA Binary Utilities. https:\/\/docs.nvidia.com\/cuda\/cuda-binary-utilities\/index.html."},{"key":"e_1_3_2_1_43_1","unstructured":"NVIDIA. 2023. Cuda samples v12.1. https:\/\/docs.nvidia.com\/cuda\/cuda-samples\/index.html NVIDIA. 2023. Cuda samples v12.1. https:\/\/docs.nvidia.com\/cuda\/cuda-samples\/index.html"},{"key":"e_1_3_2_1_44_1","unstructured":"NVIDIA. 2023. Nsight Compute Profiling Tool. In Developer Tools Documentation. https:\/\/docs.nvidia.com\/nsight-compute\/NsightCompute\/index.html NVIDIA. 2023. Nsight Compute Profiling Tool. In Developer Tools Documentation. https:\/\/docs.nvidia.com\/nsight-compute\/NsightCompute\/index.html"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"NVIDIA. 2023. Parallel Thread Execution ISA Version 8.1. https:\/\/docs.nvidia.com\/cuda\/parallel-thread-execution\/ NVIDIA. 2023. Parallel Thread Execution ISA Version 8.1. https:\/\/docs.nvidia.com\/cuda\/parallel-thread-execution\/","DOI":"10.1109\/IITCEE59897.2024.10467461"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1063\/5.0014475"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00016"},{"key":"e_1_3_2_1_48_1","volume-title":"Optimizing the Fast Fourier Transform Using Mixed Precision on Tensor Core Hardware. In 2018 IEEE 25th International Conference on High Performance Computing Workshops (HiPCW).","author":"Sorna Anumeena","year":"2018","unstructured":"Anumeena Sorna , Xiaohe Cheng , Eduardo D\u2019Azevedo , Kwai Won , and Stanimire Tomov . 2018 . Optimizing the Fast Fourier Transform Using Mixed Precision on Tensor Core Hardware. In 2018 IEEE 25th International Conference on High Performance Computing Workshops (HiPCW). Anumeena Sorna, Xiaohe Cheng, Eduardo D\u2019Azevedo, Kwai Won, and Stanimire Tomov. 2018. Optimizing the Fast Fourier Transform Using Mixed Precision on Tensor Core Hardware. In 2018 IEEE 25th International Conference on High Performance Computing Workshops (HiPCW)."},{"key":"e_1_3_2_1_49_1","unstructured":"Dusan Stosic and Paulius Micikevicius. 2021. Accelerating AI Training with NVIDIA TF32 Tensor Cores. In NVIDIA Technical Blog. https:\/\/developer.nvidia.com\/blog\/accelerating-ai-training-with-tf32-tensor-cores\/ Dusan Stosic and Paulius Micikevicius. 2021. Accelerating AI Training with NVIDIA TF32 Tensor Cores. In NVIDIA Technical Blog. https:\/\/developer.nvidia.com\/blog\/accelerating-ai-training-with-tf32-tensor-cores\/"},{"key":"e_1_3_2_1_50_1","volume-title":"Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing","author":"Stratton A","year":"2012","unstructured":"John\u00a0 A Stratton , Christopher Rodrigues , I- Jui Sung , Nady Obeid , Li-Wen Chang , Nasser Anssari , Geng\u00a0Daniel Liu , and Wen-mei\u00a0 W Hwu . 2012 . Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing . In Center for Reliable and High-Performance Computing . 27. John\u00a0A Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, Li-Wen Chang, Nasser Anssari, Geng\u00a0Daniel Liu, and Wen-mei\u00a0W Hwu. 2012. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. In Center for Reliable and High-Performance Computing. 27."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2022.3217824"},{"key":"e_1_3_2_1_52_1","volume-title":"Proceedings of WOLFHPC, in Conjunction with ICS","author":"Szafaryn G","year":"2011","unstructured":"Lukasz\u00a0 G Szafaryn , Todd Gamblin , Bronis\u00a0 R De\u00a0Supinski , and Kevin Skadron . 2011 . Experiences with achieving portability across heterogeneous architectures . In Proceedings of WOLFHPC, in Conjunction with ICS , Tucson. Lukasz\u00a0G Szafaryn, Todd Gamblin, Bronis\u00a0R De\u00a0Supinski, and Kevin Skadron. 2011. Experiences with achieving portability across heterogeneous architectures. In Proceedings of WOLFHPC, in Conjunction with ICS, Tucson."},{"key":"e_1_3_2_1_53_1","volume-title":"International Conference on Algorithms and Architectures for Parallel Processing","author":"Tan Hongbing","unstructured":"Hongbing Tan , Run Yan , Ling Yang , Libo Huang , Liquan Xiao , and Qianming Yang . 2022. Efficient Multiple-Precision and Mixed-Precision Floating-Point Fused Multiply-Accumulate Unit for HPC and AI Applications . In International Conference on Algorithms and Architectures for Parallel Processing . Springer , 642\u2013659. Hongbing Tan, Run Yan, Ling Yang, Libo Huang, Liquan Xiao, and Qianming Yang. 2022. Efficient Multiple-Precision and Mixed-Precision Floating-Point Fused Multiply-Accumulate Unit for HPC and AI Applications. In International Conference on Algorithms and Architectures for Parallel Processing. Springer, 642\u2013659."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2021.108171"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"David Van Der\u00a0Spoel Erik Lindahl Berk Hess Gerrit Groenhof Alan\u00a0E Mark and Herman\u00a0JC Berendsen. 2005. GROMACS: fast flexible and free. In Journal of computational chemistry. Dec;26(16):1701-18. https:\/\/www.gromacs.org\/index.html David Van Der\u00a0Spoel Erik Lindahl Berk Hess Gerrit Groenhof Alan\u00a0E Mark and Herman\u00a0JC Berendsen. 2005. GROMACS: fast flexible and free. In Journal of computational chemistry. Dec;26(16):1701-18. https:\/\/www.gromacs.org\/index.html","DOI":"10.1002\/jcc.20291"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358307"},{"key":"e_1_3_2_1_57_1","volume-title":"Dual-side Sparse Tensor Core. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA).","author":"Wang Yang","year":"2021","unstructured":"Yang Wang , Chen Zhang , Zhiqiang Xie , Cong Guo , Yunxin Liu , and Jingwen Leng . 2021 . Dual-side Sparse Tensor Core. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). Yang Wang, Chen Zhang, Zhiqiang Xie, Cong Guo, Yunxin Liu, and Jingwen Leng. 2021. Dual-side Sparse Tensor Core. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903755"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00067"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527411"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00064"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358269"}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614247","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3614247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:20Z","timestamp":1750178780000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614247"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":62,"alternative-id":["10.1145\/3613424.3614247","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3614247","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}