{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:24:03Z","timestamp":1755998643672,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":71,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"DARPA","award":["FA8650-18-2-7862"],"award-info":[{"award-number":["FA8650-18-2-7862"]}]},{"name":"Fractal","award":["877056"],"award-info":[{"award-number":["877056"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3614254","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"871-885","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["AutoCC: Automatic Discovery of Covert Channels in Time-Shared Hardware"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4757-4215","authenticated-orcid":false,"given":"Marcelo","family":"Orenes-Vera","sequence":"first","affiliation":[{"name":"Princeton University, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-6804-2921","authenticated-orcid":false,"given":"Hyunsung","family":"Yun","sequence":"additional","affiliation":[{"name":"Princeton University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8683-8060","authenticated-orcid":false,"given":"Nils","family":"Wistoff","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7069-0831","authenticated-orcid":false,"given":"Gernot","family":"Heiser","sequence":"additional","affiliation":[{"name":"UNSW Sydney, Australia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6337-5630","authenticated-orcid":false,"given":"David","family":"Wentzlaff","sequence":"additional","affiliation":[{"name":"Princeton University, United States of America"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9683-8032","authenticated-orcid":false,"given":"Margaret","family":"Martonosi","sequence":"additional","affiliation":[{"name":"Princeton University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"IMA International Conference on Cryptography and Coding. Springer, 185\u2013203","author":"Ac\u0131i\u00e7mez Onur","year":"2007","unstructured":"Onur Ac\u0131i\u00e7mez , Shay Gueron , and Jean-Pierre Seifert . 2007 . New branch prediction vulnerabilities in OpenSSL and necessary software countermeasures . In IMA International Conference on Cryptography and Coding. Springer, 185\u2013203 . Onur Ac\u0131i\u00e7mez, Shay Gueron, and Jean-Pierre Seifert. 2007. New branch prediction vulnerabilities in OpenSSL and necessary software countermeasures. In IMA International Conference on Cryptography and Coding. Springer, 185\u2013203."},{"key":"e_1_3_2_1_2_1","volume-title":"USENIX Security Symposium, Vol.\u00a08. 585\u2013602","author":"Alam Monjur","year":"2018","unstructured":"Monjur Alam , Haider\u00a0Adnan Khan , Moumita Dey , Nishith Sinha , Robert\u00a0Locke Callan , Alenka\u00a0 G Zajic , and Milos Prvulovic . 2018 . One&Done: A Single-Decryption EM-Based Attack on OpenSSL\u2019s Constant-Time Blinded RSA .. In USENIX Security Symposium, Vol.\u00a08. 585\u2013602 . Monjur Alam, Haider\u00a0Adnan Khan, Moumita Dey, Nishith Sinha, Robert\u00a0Locke Callan, Alenka\u00a0G Zajic, and Milos Prvulovic. 2018. One&Done: A Single-Decryption EM-Based Attack on OpenSSL\u2019s Constant-Time Blinded RSA.. In USENIX Security Symposium, Vol.\u00a08. 585\u2013602."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/3130379.3130775"},{"key":"e_1_3_2_1_4_1","unstructured":"Jonathan Balkind Katie Lim Fei Gao Jinzheng Tu David Wentzlaff Michael Schaffner Florian Zaruba and Luca Benini. 2019. OpenPiton+Ariane: The First Open-Source SMP Linux-booting RISC-V System Scaling From One to Many Cores. In Computer Architecture Research with RISC-V CARRV Vol.\u00a019.  Jonathan Balkind Katie Lim Fei Gao Jinzheng Tu David Wentzlaff Michael Schaffner Florian Zaruba and Luca Benini. 2019. OpenPiton+Ariane: The First Open-Source SMP Linux-booting RISC-V System Scaling From One to Many Cores. In Computer Architecture Research with RISC-V CARRV Vol.\u00a019."},{"volume-title":"BYOC: a \u2019bring your own core","author":"Balkind Jonathan","key":"e_1_3_2_1_5_1","unstructured":"Jonathan Balkind , Katie Lim , Michael Schaffner , Fei Gao , Grigory Chirkov , Ang Li , Alexey Lavrov , Tri\u00a0 M Nguyen , Yaosheng Fu , Florian Zaruba , 2020. BYOC: a \u2019bring your own core \u2019 framework for heterogeneous-ISA. In ASPLOS\u2019 25. 699\u2013714. Jonathan Balkind, Katie Lim, Michael Schaffner, Fei Gao, Grigory Chirkov, Ang Li, Alexey Lavrov, Tri\u00a0M Nguyen, Yaosheng Fu, Florian Zaruba, 2020. BYOC: a \u2019bring your own core\u2019 framework for heterogeneous-ISA. In ASPLOS\u201925. 699\u2013714."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/646483.691738"},{"key":"e_1_3_2_1_7_1","unstructured":"Cadence Design Systems Inc.2015. JasperGold Apps User Guide.  Cadence Design Systems Inc.2015. JasperGold Apps User Guide."},{"key":"e_1_3_2_1_8_1","unstructured":"Cadence Design Systems Inc.2016. JasperGold Engine Selection Guide.  Cadence Design Systems Inc.2016. JasperGold Engine Selection Guide."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586289"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905018"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314605"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3228765"},{"key":"e_1_3_2_1_13_1","unstructured":"Edmund\u00a0M. Clarke Orna Grumberg and Doron\u00a0A. Peled. 2000. Model Checking. MIT Press Cambridge MA USA.  Edmund\u00a0M. Clarke Orna Grumberg and Doron\u00a0A. Peled. 2000. Model Checking. MIT Press Cambridge MA USA."},{"key":"e_1_3_2_1_14_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 994\u2013999","author":"Fadiheh Mohammad\u00a0Rahmani","year":"2019","unstructured":"Mohammad\u00a0Rahmani Fadiheh , Dominik Stoffel , Clark Barrett , Subhasish Mitra , and Wolfgang Kunz . 2019 . Processor hardware security vulnerabilities and their detection by unique program execution checking. In 2019 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 994\u2013999 . Mohammad\u00a0Rahmani Fadiheh, Dominik Stoffel, Clark Barrett, Subhasish Mitra, and Wolfgang Kunz. 2019. Processor hardware security vulnerabilities and their detection by unique program execution checking. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 994\u2013999."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Fei Gao Ting-Jung Chang Ang Li Marcelo Orenes-Vera Davide Giri Paul\u00a0J Jackson August Ning Georgios Tziantzioulis Joseph Zuckerman Jinzheng Tu 2023. DECADES: A 67mm 2 1.46 TOPS 55 Giga Cache-Coherent 64-bit RISC-V Instructions per second Heterogeneous Manycore SoC with 109 Tiles including Accelerators Intelligent Storage and eFPGA in 12nm FinFET. In 2023 IEEE Custom Integrated Circuits Conference (CICC). IEEE 1\u20132.  Fei Gao Ting-Jung Chang Ang Li Marcelo Orenes-Vera Davide Giri Paul\u00a0J Jackson August Ning Georgios Tziantzioulis Joseph Zuckerman Jinzheng Tu 2023. DECADES: A 67mm 2 1.46 TOPS 55 Giga Cache-Coherent 64-bit RISC-V Instructions per second Heterogeneous Manycore SoC with 109 Tiles including Accelerators Intelligent Storage and eFPGA in 12nm FinFET. In 2023 IEEE Custom Integrated Circuits Conference (CICC). IEEE 1\u20132.","DOI":"10.1109\/CICC57935.2023.10121257"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303976"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3073893"},{"key":"e_1_3_2_1_19_1","volume-title":"IODINE: Verifying constant-time execution of hardware. In Usenix Security, Vol.\u00a019. 3361338\u20133361436.","author":"Gleissenthall Klaus\u00a0v","year":"2019","unstructured":"Klaus\u00a0v Gleissenthall , Rami\u00a0G\u00f6khan K\u0131c\u0131 , Deian Stefan , and Ranjit Jhala . 2019 . IODINE: Verifying constant-time execution of hardware. In Usenix Security, Vol.\u00a019. 3361338\u20133361436. Klaus\u00a0v Gleissenthall, Rami\u00a0G\u00f6khan K\u0131c\u0131, Deian Stefan, and Ranjit Jhala. 2019. IODINE: Verifying constant-time execution of hardware. In Usenix Security, Vol.\u00a019. 3361338\u20133361436."},{"key":"e_1_3_2_1_20_1","volume-title":"27th USENIX Security Symposium (USENIX Security 18)","author":"Gras Ben","year":"2018","unstructured":"Ben Gras , Kaveh Razavi , Herbert Bos , and Cristiano Giuffrida . 2018 . Translation leak-aside buffer: Defeating cache side-channel protections with { TLB} attacks . In 27th USENIX Security Symposium (USENIX Security 18) . 955\u2013972. Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2018. Translation leak-aside buffer: Defeating cache side-channel protections with { TLB} attacks. In 27th USENIX Security Symposium (USENIX Security 18). 955\u2013972."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3372297.3417246"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/RISP.1992.213271"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3282444"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00103"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2013.6469140"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.42"},{"key":"e_1_3_2_1_29_1","volume-title":"TheHuzz: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities. In 31st USENIX Security Symposium (USENIX Security 22)","author":"Kande Rahul","year":"2022","unstructured":"Rahul Kande , Addison Crump , Garrett Persyn , Patrick Jauernig , Ahmad-Reza Sadeghi , Aakash Tyagi , and Jeyavijayan Rajendran . 2022 . TheHuzz: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities. In 31st USENIX Security Symposium (USENIX Security 22) . USENIX Association, Boston, MA, 3219\u20133236. https:\/\/www.usenix.org\/conference\/usenixsecurity22\/presentation\/kande Rahul Kande, Addison Crump, Garrett Persyn, Patrick Jauernig, Ahmad-Reza Sadeghi, Aakash Tyagi, and Jeyavijayan Rajendran. 2022. TheHuzz: Instruction Fuzzing of Processors Using Golden-Reference Models for Finding Software-Exploitable Vulnerabilities. In 31st USENIX Security Symposium (USENIX Security 22). USENIX Association, Boston, MA, 3219\u20133236. https:\/\/www.usenix.org\/conference\/usenixsecurity22\/presentation\/kande"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSF.2017.35"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/362375.362389"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2023.3303111"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541947"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993512"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_38_1","unstructured":"Albert Magyar. 2015. VSCALE. https:\/\/github.com\/LGTMCU\/vscale.  Albert Magyar. 2015. VSCALE. https:\/\/github.com\/LGTMCU\/vscale."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124536"},{"key":"e_1_3_2_1_40_1","volume-title":"Modular Simulator for Heterogeneous Systems. In 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 136\u2013148","author":"Matthews Opeoluwa","year":"2020","unstructured":"Opeoluwa Matthews , Aninda Manocha , Davide Giri , Marcelo Orenes-Vera , Esin Tureci , Tyler Sorensen , Tae\u00a0Jun Ham , Juan\u00a0 L Arag\u00f3n , Luca\u00a0 P Carloni , and Margaret Martonosi . 2020 . MosaicSim: A Lightweight , Modular Simulator for Heterogeneous Systems. In 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 136\u2013148 . Opeoluwa Matthews, Aninda Manocha, Davide Giri, Marcelo Orenes-Vera, Esin Tureci, Tyler Sorensen, Tae\u00a0Jun Ham, Juan\u00a0L Arag\u00f3n, Luca\u00a0P Carloni, and Margaret Martonosi. 2020. MosaicSim: A Lightweight, Modular Simulator for Heterogeneous Systems. In 2020 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 136\u2013148."},{"volume-title":"Symbolic Model Checking","author":"McMillan L","key":"e_1_3_2_1_41_1","unstructured":"Kenneth\u00a0 L McMillan . 1993. Symbolic model checking . In Symbolic Model Checking . Springer , 25\u201360. Kenneth\u00a0L McMillan. 1993. Symbolic model checking. In Symbolic Model Checking. Springer, 25\u201360."},{"key":"e_1_3_2_1_42_1","volume-title":"Proc. 1st Real-Time Intell. Edge Comput. Workshop (RAGE) Co-Located 59th Design Autom. Conf.(DAC). 1\u20134.","author":"Meza Andres","year":"2022","unstructured":"Andres Meza , Francesco Restuccia , Ryan Kastner , and Jason Oberg . 2022 . Safety verification of third-party hardware modules via information flow tracking . In Proc. 1st Real-Time Intell. Edge Comput. Workshop (RAGE) Co-Located 59th Design Autom. Conf.(DAC). 1\u20134. Andres Meza, Francesco Restuccia, Ryan Kastner, and Jason Oberg. 2022. Safety verification of third-party hardware modules via information flow tracking. In Proc. 1st Real-Time Intell. Edge Comput. Workshop (RAGE) Co-Located 59th Design Autom. Conf.(DAC). 1\u20134."},{"key":"e_1_3_2_1_43_1","unstructured":"OpenHW Group. 2023. CVA6. https:\/\/github.com\/openhwgroup\/cva6.  OpenHW Group. 2023. CVA6. https:\/\/github.com\/openhwgroup\/cva6."},{"key":"e_1_3_2_1_44_1","unstructured":"Marcelo Orenes-Vera. 2021. AutoSVA. https:\/\/github.com\/PrincetonUniversity\/AutoSVA.  Marcelo Orenes-Vera. 2021. AutoSVA. https:\/\/github.com\/PrincetonUniversity\/AutoSVA."},{"key":"e_1_3_2_1_45_1","unstructured":"Marcelo Orenes-Vera. 2022. MAPLE. https:\/\/github.com\/PrincetonUniversity\/maple.  Marcelo Orenes-Vera. 2022. MAPLE. https:\/\/github.com\/PrincetonUniversity\/maple."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527400"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586118"},{"key":"e_1_3_2_1_48_1","unstructured":"Riccardo Paccagnella Licheng Luo and Christopher\u00a0W Fletcher. 2021. Lord of the Ring (s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical.  Riccardo Paccagnella Licheng Luo and Christopher\u00a0W Fletcher. 2021. Lord of the Ring (s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3179947"},{"volume-title":"Practical Assertion-based Formal Verification for SoC. In 2005 Intl. Symposium on System-on-Chip. 58\u201361","author":"Yeung Ping","key":"e_1_3_2_1_50_1","unstructured":"Ping Yeung and K. Larsen . 2005 . Practical Assertion-based Formal Verification for SoC. In 2005 Intl. Symposium on System-on-Chip. 58\u201361 . Ping Yeung and K. Larsen. 2005. Practical Assertion-based Formal Verification for SoC. In 2005 Intl. Symposium on System-on-Chip. 58\u201361."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00036"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643538"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3209923"},{"key":"e_1_3_2_1_54_1","unstructured":"Karl Rupp. 2018. 42 Years of Microprocessor Trend Data. https:\/\/www.karlrupp.net\/2018\/02\/42-years-of-microprocessor-trend-data\/.  Karl Rupp. 2018. 42 Years of Microprocessor Trend Data. https:\/\/www.karlrupp.net\/2018\/02\/42-years-of-microprocessor-trend-data\/."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"crossref","unstructured":"Erik Seligman Tom Schubert and MV\u00a0Achutha\u00a0Kiran Kumar. 2015. Formal verification: an essential toolkit for modern VLSI design. Morgan Kaufmann.  Erik Seligman Tom Schubert and MV\u00a0Achutha\u00a0Kiran Kumar. 2015. Formal verification: an essential toolkit for modern VLSI design. Morgan Kaufmann.","DOI":"10.1016\/B978-0-12-800727-3.00001-0"},{"key":"e_1_3_2_1_56_1","volume-title":"Who Put Assertions In My RTL Code? And Why? How RTL Design Engineers Can Benefit from the Use of SVA. SNUG Silicon Valley","author":"Sutherland Stuart","year":"2015","unstructured":"Stuart Sutherland . 2015. Who Put Assertions In My RTL Code? And Why? How RTL Design Engineers Can Benefit from the Use of SVA. SNUG Silicon Valley ( 2015 ), 1\u201326. Stuart Sutherland. 2015. Who Put Assertions In My RTL Code? And Why? How RTL Design Engineers Can Benefit from the Use of SVA. SNUG Silicon Valley (2015), 1\u201326."},{"key":"e_1_3_2_1_57_1","volume-title":"OMAP4 mobile applications platform. Product Bulletin","author":"Instruments Texas","year":"2011","unstructured":"Texas Instruments . 2011. OMAP4 mobile applications platform. Product Bulletin ( 2011 ). Texas Instruments. 2011. OMAP4 mobile applications platform. Product Bulletin (2011)."},{"key":"e_1_3_2_1_58_1","volume-title":"Fuzzing Hardware Like Software. In 31st USENIX Security Symposium (USENIX Security 22)","author":"Trippel Timothy","year":"2022","unstructured":"Timothy Trippel , Kang\u00a0 G. Shin , Alex Chernyakhovsky , Garret Kelly , Dominic Rizzo , and Matthew Hicks . 2022 . Fuzzing Hardware Like Software. In 31st USENIX Security Symposium (USENIX Security 22) . USENIX Association, Boston, MA, 3237\u20133254. https:\/\/www.usenix.org\/conference\/usenixsecurity22\/presentation\/trippel Timothy Trippel, Kang\u00a0G. Shin, Alex Chernyakhovsky, Garret Kelly, Dominic Rizzo, and Matthew Hicks. 2022. Fuzzing Hardware Like Software. In 31st USENIX Security Symposium (USENIX Security 22). USENIX Association, Boston, MA, 3237\u20133254. https:\/\/www.usenix.org\/conference\/usenixsecurity22\/presentation\/trippel"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00087"},{"volume-title":"Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor","author":"Venkat Ashish","key":"e_1_3_2_1_60_1","unstructured":"Ashish Venkat and Dean\u00a0 M. Tullsen . 2014. Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor . In ISCA. IEEE Press . Ashish Venkat and Dean\u00a0M. Tullsen. 2014. Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor. In ISCA. IEEE Press."},{"key":"e_1_3_2_1_61_1","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Wang Yingchen","year":"2022","unstructured":"Yingchen Wang , Riccardo Paccagnella , Elizabeth\u00a0Tang He , Hovav Shacham , Christopher\u00a0 W. Fletcher , and David Kohlbrenner . 2022 . Hertzbleed: Turning Power Side-Channel Attacks Into Remote Timing Attacks on x86 . In 31st USENIX Security Symposium (USENIX Security 22) . USENIX Association, Boston, MA, 679\u2013697. Yingchen Wang, Riccardo Paccagnella, Elizabeth\u00a0Tang He, Hovav Shacham, Christopher\u00a0W. Fletcher, and David Kohlbrenner. 2022. Hertzbleed: Turning Power Side-Channel Attacks Into Remote Timing Attacks on x86. In 31st USENIX Security Symposium (USENIX Security 22). USENIX Association, Boston, MA, 679\u2013697."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582059"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3212636"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474214"},{"key":"e_1_3_2_1_65_1","unstructured":"Claire Wolf. 2023. SymbiYosys. https:\/\/github.com\/YosysHQ\/SymbiYosys.  Claire Wolf. 2023. SymbiYosys. https:\/\/github.com\/YosysHQ\/SymbiYosys."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00024"},{"key":"e_1_3_2_1_67_1","unstructured":"YosysHQ GmbH. 2023. YosysHQ. https:\/\/www.yosyshq.com\/about.  YosysHQ GmbH. 2023. YosysHQ. https:\/\/www.yosyshq.com\/about."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964820"},{"key":"e_1_3_2_1_70_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 460\u2013465","author":"Zeng Yu","year":"2022","unstructured":"Yu Zeng , Aarti Gupta , and Sharad Malik . 2022 . Automatic generation of architecture-level models from RTL designs for processors and accelerators. In 2022 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 460\u2013465 . Yu Zeng, Aarti Gupta, and Sharad Malik. 2022. Automatic generation of architecture-level models from RTL designs for processors and accelerators. In 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 460\u2013465."},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694372"}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Toronto ON Canada","acronym":"MICRO '23"},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614254","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3614254","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3614254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:21Z","timestamp":1750178781000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614254"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":71,"alternative-id":["10.1145\/3613424.3614254","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3614254","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}