{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T16:31:31Z","timestamp":1782405091017,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":98,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3614256","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"105-121","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":113,"title":["Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-5128-4399","authenticated-orcid":false,"given":"Yan","family":"Sun","sequence":"first","affiliation":[{"name":"ECE, UIUC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8389-2133","authenticated-orcid":false,"given":"Yifan","family":"Yuan","sequence":"additional","affiliation":[{"name":"Intel Labs, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6250-5110","authenticated-orcid":false,"given":"Zeduo","family":"Yu","sequence":"additional","affiliation":[{"name":"ECE, UIUC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-3071-7086","authenticated-orcid":false,"given":"Reese","family":"Kuper","sequence":"additional","affiliation":[{"name":"ECE, UIUC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9586-153X","authenticated-orcid":false,"given":"Chihun","family":"Song","sequence":"additional","affiliation":[{"name":"ECE, UIUC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-2314-2734","authenticated-orcid":false,"given":"Jinghan","family":"Huang","sequence":"additional","affiliation":[{"name":"ECE, UIUC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-8402-0127","authenticated-orcid":false,"given":"Houxiang","family":"Ji","sequence":"additional","affiliation":[{"name":"CS, UIUC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7528-8182","authenticated-orcid":false,"given":"Siddharth","family":"Agarwal","sequence":"additional","affiliation":[{"name":"ECE, UIUC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0619-8634","authenticated-orcid":false,"given":"Jiaqi","family":"Lou","sequence":"additional","affiliation":[{"name":"ECE, UIUC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7513-2858","authenticated-orcid":false,"given":"Ipoom","family":"Jeong","sequence":"additional","affiliation":[{"name":"ECE, UIUC, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2937-5804","authenticated-orcid":false,"given":"Ren","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1733-1394","authenticated-orcid":false,"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, South Korea, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4443-8170","authenticated-orcid":false,"given":"Tianyin","family":"Xu","sequence":"additional","affiliation":[{"name":"CS, UIUC, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0442-5634","authenticated-orcid":false,"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"ECE, UIUC, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304061"},{"key":"e_1_3_2_1_2_1","volume-title":"Proceedings of the 22nd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201917)","author":"Agarwal Neha","year":"2017","unstructured":"Neha Agarwal and Thomas\u00a0 F. Wenisch . 2017 . Thermostat: Application-Transparent Page Management for Two-Tiered Main Memory . In Proceedings of the 22nd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201917) . Neha Agarwal and Thomas\u00a0F. Wenisch. 2017. Thermostat: Application-Transparent Page Management for Two-Tiered Main Memory. In Proceedings of the 22nd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201917)."},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201920)","author":"Alian Mohammad","year":"2020","unstructured":"Mohammad Alian , Yifan Yuan , Jie Zhang , Ren Wang , Myoungsoo Jung , and Nam\u00a0Sung Kim . 2020 . Data Direct I\/O Characterization for Future I\/O System Exploration . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201920) . Mohammad Alian, Yifan Yuan, Jie Zhang, Ren Wang, Myoungsoo Jung, and Nam\u00a0Sung Kim. 2020. Data Direct I\/O Characterization for Future I\/O System Exploration. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201920)."},{"key":"e_1_3_2_1_4_1","volume-title":"accessed","author":"AMD.","year":"2023","unstructured":"AMD. accessed in 2023 . 4th Gen AMD EPYC\u2122 Processor Architecture . https:\/\/www.amd.com\/en\/campaigns\/epyc-9004-architecture. AMD. accessed in 2023. 4th Gen AMD EPYC\u2122 Processor Architecture. https:\/\/www.amd.com\/en\/campaigns\/epyc-9004-architecture."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201920)","author":"Anderson E.","year":"2020","unstructured":"Thomas\u00a0 E. Anderson , Marco Canini , Jongyul Kim , Dejan Kosti\u0107 , Youngjin Kwon , Simon Peter , Waleed Reda , Henry\u00a0 N. Schuh , and Emmett Witchel . 2020 . Assise: Performance and Availability via Client-local NVM in a Distributed File System . In Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201920) . Thomas\u00a0E. Anderson, Marco Canini, Jongyul Kim, Dejan Kosti\u0107, Youngjin Kwon, Simon Peter, Waleed Reda, Henry\u00a0N. Schuh, and Emmett Witchel. 2020. Assise: Performance and Availability via Client-local NVM in a Distributed File System. In Proceedings of the 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201920)."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the 51st International Conference on Parallel Processing (ICPP\u201922)","author":"Arif Moiz","year":"2023","unstructured":"Moiz Arif , Kevin Assogba , M.\u00a0 Mustafa Rafique , and Sudharshan Vazhkudai . 2023 . Exploiting CXL-Based Memory for Distributed Deep Learning . In Proceedings of the 51st International Conference on Parallel Processing (ICPP\u201922) . Moiz Arif, Kevin Assogba, M.\u00a0Mustafa Rafique, and Sudharshan Vazhkudai. 2023. Exploiting CXL-Based Memory for Distributed Deep Learning. In Proceedings of the 51st International Conference on Parallel Processing (ICPP\u201922)."},{"key":"e_1_3_2_1_7_1","volume-title":"accessed","author":"Axboe Jens","year":"2023","unstructured":"Jens Axboe . accessed in 2023 . Flexible I\/O Tester . https:\/\/github.com\/axboe\/fio. Jens Axboe. accessed in 2023. Flexible I\/O Tester. https:\/\/github.com\/axboe\/fio."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00043"},{"key":"e_1_3_2_1_9_1","volume-title":"Noise Reduction in Speech Processing","author":"Benesty Jacob","unstructured":"Jacob Benesty , Jingdong Chen , Yiteng Huang , and Israel Cohen . 2009. Noise Reduction in Speech Processing . Springer . Jacob Benesty, Jingdong Chen, Yiteng Huang, and Israel Cohen. 2009. Noise Reduction in Speech Processing. Springer."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.14778\/3461535.3461543"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3241586"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the ACM SIGPLAN International Symposium on Memory Management (ISMM\u201922)","author":"Bergman Shai","year":"2022","unstructured":"Shai Bergman , Priyank Faldu , Boris Grot , Llu\u00eds Vilanova , and Mark Silberstein . 2022 . Reconsidering OS Memory Optimizations in the Presence of Disaggregated Memory . In Proceedings of the ACM SIGPLAN International Symposium on Memory Management (ISMM\u201922) . Shai Bergman, Priyank Faldu, Boris Grot, Llu\u00eds Vilanova, and Mark Silberstein. 2022. Reconsidering OS Memory Optimizations in the Presence of Disaggregated Memory. In Proceedings of the ACM SIGPLAN International Symposium on Memory Management (ISMM\u201922)."},{"key":"e_1_3_2_1_13_1","volume-title":"SPEC CPU2017: Next-Generation Compute Benchmark. In Companion of the ACM\/SPEC International Conference on Performance Engineering(ICPE\u201918)","author":"Bucek James","year":"2018","unstructured":"James Bucek , Klaus-Dieter Lange , and J\u00f3akim v. Kistowski . 2018 . SPEC CPU2017: Next-Generation Compute Benchmark. In Companion of the ACM\/SPEC International Conference on Performance Engineering(ICPE\u201918) . James Bucek, Klaus-Dieter Lange, and J\u00f3akim v. Kistowski. 2018. SPEC CPU2017: Next-Generation Compute Benchmark. In Companion of the ACM\/SPEC International Conference on Performance Engineering(ICPE\u201918)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446713"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC\u201918)","author":"Chang W.","year":"2013","unstructured":"Daniel\u00a0 W. Chang , Gyungsu Byun , Hoyoung Kim , Minwook Ahn , Soojung Ryu , Nam\u00a0 S. Kim , and Michael Schulte . 2013 . Reevaluating the Latency Claims of 3D Stacked Memories . In Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC\u201918) . Daniel\u00a0W. Chang, Gyungsu Byun, Hoyoung Kim, Minwook Ahn, Soojung Ryu, Nam\u00a0S. Kim, and Michael Schulte. 2013. Reevaluating the Latency Claims of 3D Stacked Memories. In Proceedings of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC\u201918)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.14778\/3407790.3407850"},{"key":"e_1_3_2_1_17_1","volume-title":"Proceedings of the 25th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201920)","author":"Chen Youmin","year":"2020","unstructured":"Youmin Chen , Youyou Lu , Fan Yang , Qing Wang , Yang Wang , and Jiwu Shu . 2020 . FlatStore: An Efficient Log-Structured Key-Value Storage Engine for Persistent Memory . In Proceedings of the 25th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201920) . Youmin Chen, Youyou Lu, Fan Yang, Qing Wang, Yang Wang, and Jiwu Shu. 2020. FlatStore: An Efficient Log-Structured Key-Value Storage Engine for Persistent Memory. In Proceedings of the 25th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201920)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132404"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_20_1","volume-title":"accessed","author":"CXL Consortium","year":"2023","unstructured":"CXL Consortium . accessed in 2023 . Compute Express Link (CXL) . https:\/\/www.computeexpresslink.org. CXL Consortium. accessed in 2023. Compute Express Link (CXL). https:\/\/www.computeexpresslink.org."},{"key":"e_1_3_2_1_21_1","volume-title":"Proceedings of the 11th USENIX Conference on Networked Systems Design and Implementation (NSDI\u201914)","author":"Dragojevi\u0107 Aleksandar","year":"2014","unstructured":"Aleksandar Dragojevi\u0107 , Dushyanth Narayanan , Orion Hodson , and Miguel Castro . 2014 . FaRM: Fast Remote Memory . In Proceedings of the 11th USENIX Conference on Networked Systems Design and Implementation (NSDI\u201914) . Aleksandar Dragojevi\u0107, Dushyanth Narayanan, Orion Hodson, and Miguel Castro. 2014. FaRM: Fast Remote Memory. In Proceedings of the 11th USENIX Conference on Networked Systems Design and Implementation (NSDI\u201914)."},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the IEEE 37th International Conference on Computer Design (ICCD\u201919)","author":"Duan Zhuohui","year":"2019","unstructured":"Zhuohui Duan , Haikun Liu , Xiaofei Liao , Hai Jin , Wenbin Jiang , and Yu Zhang . 2019 . HiNUMA: NUMA-Aware Data Placement and Migration in Hybrid Memory Systems . In Proceedings of the IEEE 37th International Conference on Computer Design (ICCD\u201919) . Zhuohui Duan, Haikun Liu, Xiaofei Liao, Hai Jin, Wenbin Jiang, and Yu Zhang. 2019. HiNUMA: NUMA-Aware Data Placement and Migration in Hybrid Memory Systems. In Proceedings of the IEEE 37th International Conference on Computer Design (ICCD\u201919)."},{"key":"e_1_3_2_1_23_1","volume-title":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201923)","author":"Duraisamy Padmapriya","year":"2023","unstructured":"Padmapriya Duraisamy , Wei Xu , Scott Hare , Ravi Rajwar , David Culler , Zhiyi Xu , Jianing Fan , Christopher Kennelly , Bill McCloskey , Danijela Mijailovic , Brian Morris , Chiranjit Mukherjee , Jingliang Ren , Greg Thelen , Paul Turner , Carlos Villavieja , Parthasarathy Ranganathan , and Amin Vahdat . 2023 . Towards an Adaptable Systems Architecture for Memory Tiering at Warehouse-Scale . In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201923) . Padmapriya Duraisamy, Wei Xu, Scott Hare, Ravi Rajwar, David Culler, Zhiyi Xu, Jianing Fan, Christopher Kennelly, Bill McCloskey, Danijela Mijailovic, Brian Morris, Chiranjit Mukherjee, Jingliang Ren, Greg Thelen, Paul Turner, Carlos Villavieja, Parthasarathy Ranganathan, and Amin Vahdat. 2023. Towards an Adaptable Systems Architecture for Memory Tiering at Warehouse-Scale. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201923)."},{"key":"e_1_3_2_1_24_1","volume-title":"accessed","year":"2023","unstructured":"eBPF.io. accessed in 2023 . eBPF Documentation . https:\/\/ebpf.io\/what-is-ebpf\/. eBPF.io. accessed in 2023. eBPF Documentation. https:\/\/ebpf.io\/what-is-ebpf\/."},{"key":"e_1_3_2_1_25_1","volume-title":"accessed","author":"Eletronics Samsung","year":"2023","unstructured":"Samsung Eletronics . accessed in 2023 . Scalable Memory Development Kit v1.3. https:\/\/github.com\/OpenMPDK\/SMDK. Samsung Eletronics. accessed in 2023. Scalable Memory Development Kit v1.3. https:\/\/github.com\/OpenMPDK\/SMDK."},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 14th European Conference on Computer Systems (EuroSys\u201919)","author":"Farshin Alireza","year":"2019","unstructured":"Alireza Farshin , Amir Roozbeh , Gerald\u00a0 Q. Maguire\u00a0Jr ., and Dejan Kosti\u0107 . 2019 . Make the Most out of Last Level Cache in Intel Processors . In Proceedings of the 14th European Conference on Computer Systems (EuroSys\u201919) . Alireza Farshin, Amir Roozbeh, Gerald\u00a0Q. Maguire\u00a0Jr., and Dejan Kosti\u0107. 2019. Make the Most out of Last Level Cache in Intel Processors. In Proceedings of the 14th European Conference on Computer Systems (EuroSys\u201919)."},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC\u201920)","author":"Farshin Alireza","year":"2020","unstructured":"Alireza Farshin , Amir Roozbeh , Gerald\u00a0 Q. Maguire\u00a0Jr ., and Dejan Kosti\u0107 . 2020 . Reexamining Direct Cache Access to Optimize I\/O Intensive Applications for Multi-hundred-gigabit Networks . In Proceedings of the USENIX Annual Technical Conference (ATC\u201920) . Alireza Farshin, Amir Roozbeh, Gerald\u00a0Q. Maguire\u00a0Jr., and Dejan Kosti\u0107. 2020. Reexamining Direct Cache Access to Optimize I\/O Intensive Applications for Multi-hundred-gigabit Networks. In Proceedings of the USENIX Annual Technical Conference (ATC\u201920)."},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the 24th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201919)","author":"Gan Yu","year":"2019","unstructured":"Yu Gan , Yanqi Zhang , Dailun Cheng , Ankitha Shetty , Priyal Rathi , Nayan Katarki , Ariana Bruno , Justin Hu , Brian Ritchken , Brendon Jackson , Kelvin Hu , Meghna Pancholi , Yuan He , Brett Clancy , Chris Colen , Fukang Wen , Catherine Leung , Siyuan Wang , Leon Zaruvinsky , Mateo Espinosa , Rick Lin , Zhongling Liu , Jake Padilla , and Christina Delimitrou . 2019 . An Open-Source Benchmark Suite for Microservices and Their Hardware-Software Implications for Cloud & Edge Systems . In Proceedings of the 24th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201919) . Yu Gan, Yanqi Zhang, Dailun Cheng, Ankitha Shetty, Priyal Rathi, Nayan Katarki, Ariana Bruno, Justin Hu, Brian Ritchken, Brendon Jackson, Kelvin Hu, Meghna Pancholi, Yuan He, Brett Clancy, Chris Colen, Fukang Wen, Catherine Leung, Siyuan Wang, Leon Zaruvinsky, Mateo Espinosa, Rick Lin, Zhongling Liu, Jake Padilla, and Christina Delimitrou. 2019. An Open-Source Benchmark Suite for Microservices and Their Hardware-Software Implications for Cloud & Edge Systems. In Proceedings of the 24th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201919)."},{"key":"e_1_3_2_1_29_1","volume-title":"Memory Pooling with CXL","author":"Gouk Donghyun","year":"2023","unstructured":"Donghyun Gouk , Miryeong Kwon , Hanyeoreum Bae , Sangwon Lee , and Myoungsoo Jung . 2023. Memory Pooling with CXL . IEEE Micro ( 2023 ). Donghyun Gouk, Miryeong Kwon, Hanyeoreum Bae, Sangwon Lee, and Myoungsoo Jung. 2023. Memory Pooling with CXL. IEEE Micro (2023)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/3154630.3154683"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00056"},{"key":"e_1_3_2_1_32_1","volume-title":"accessed","author":"Incorporated Rambus","year":"2023","unstructured":"Rambus Incorporated . accessed in 2023 . Memory Interface Chips \u2013 CXL Memory Interconnect Initiative . https:\/\/www.rambus.com\/memory-and-interfaces\/cxl-memory-interconnect\/. Rambus Incorporated. accessed in 2023. Memory Interface Chips \u2013 CXL Memory Interconnect Initiative. https:\/\/www.rambus.com\/memory-and-interfaces\/cxl-memory-interconnect\/."},{"key":"e_1_3_2_1_33_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . 4th Gen Intel Xeon Processor Scalable Family , sapphire rapids. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/fourth-generation-xeon-scalable-family-overview.html. Intel Corporation. accessed in 2023. 4th Gen Intel Xeon Processor Scalable Family, sapphire rapids. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/fourth-generation-xeon-scalable-family-overview.html."},{"key":"e_1_3_2_1_34_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . Difference of Cache Memory Between CPUs for Intel Xeon E5 Processors and Intel Xeon Scalable Processors . https:\/\/www.intel.com\/content\/www\/us\/en\/support\/articles\/000027820\/processors\/intel-xeon-processors.html. Intel Corporation. accessed in 2023. Difference of Cache Memory Between CPUs for Intel Xeon E5 Processors and Intel Xeon Scalable Processors. https:\/\/www.intel.com\/content\/www\/us\/en\/support\/articles\/000027820\/processors\/intel-xeon-processors.html."},{"key":"e_1_3_2_1_35_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . Intel Launches 4th Gen Xeon Scalable Processors, Max Series CPUs . https:\/\/www.intel.com\/content\/www\/us\/en\/newsroom\/news\/4th-gen-xeon-scalable-processors-max-series-cpus-gpus.html#gs.o28z2f. Intel Corporation. accessed in 2023. Intel Launches 4th Gen Xeon Scalable Processors, Max Series CPUs. https:\/\/www.intel.com\/content\/www\/us\/en\/newsroom\/news\/4th-gen-xeon-scalable-processors-max-series-cpus-gpus.html#gs.o28z2f."},{"key":"e_1_3_2_1_36_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . Intel Performance Counter Monitor . https:\/\/github.com\/intel\/pcm. Intel Corporation. accessed in 2023. Intel Performance Counter Monitor. https:\/\/github.com\/intel\/pcm."},{"key":"e_1_3_2_1_37_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . Intel Xeon Gold 6430 Processor . https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/231737\/intel-xeon-gold-6430-processor-60m-cache-2-10-ghz.html. Intel Corporation. accessed in 2023. Intel Xeon Gold 6430 Processor. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/231737\/intel-xeon-gold-6430-processor-60m-cache-2-10-ghz.html."},{"key":"e_1_3_2_1_38_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . Intel\u00ae\u00a0 Data Direct I\/O (DDIO) . https:\/\/www.intel.com\/content\/www\/us\/en\/io\/data-direct-i-o-technology.html. Intel Corporation. accessed in 2023. Intel\u00ae\u00a0 Data Direct I\/O (DDIO). https:\/\/www.intel.com\/content\/www\/us\/en\/io\/data-direct-i-o-technology.html."},{"key":"e_1_3_2_1_39_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . Intel\u00ae\u00a064 and IA-32 Architectures Optimization Reference Manual . https:\/\/cdrdv2-public.intel.com\/671488\/248966-046A-software-optimization-manual.pdf. Intel Corporation. accessed in 2023. Intel\u00ae\u00a064 and IA-32 Architectures Optimization Reference Manual. https:\/\/cdrdv2-public.intel.com\/671488\/248966-046A-software-optimization-manual.pdf."},{"key":"e_1_3_2_1_40_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . Intel\u00ae Agilex\u2122 7 FPGA I-Series Development Kit . https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/development-kits\/agilex\/i-series\/dev-agi027.html. Intel Corporation. accessed in 2023. Intel\u00ae Agilex\u2122 7 FPGA I-Series Development Kit. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/development-kits\/agilex\/i-series\/dev-agi027.html."},{"key":"e_1_3_2_1_41_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . Intel\u00ae FPGA Compute Express Link (CXL) IP. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/intellectual-property\/interface-protocols\/cxl-ip.html. Intel Corporation. accessed in 2023. Intel\u00ae FPGA Compute Express Link (CXL) IP. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/details\/fpga\/intellectual-property\/interface-protocols\/cxl-ip.html."},{"key":"e_1_3_2_1_42_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . Intel\u00ae Memory Latency Checker v3.10. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html. Intel Corporation. accessed in 2023. Intel\u00ae Memory Latency Checker v3.10. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelr-memory-latency-checker.html."},{"key":"e_1_3_2_1_43_1","volume-title":"accessed","author":"Intel Corporation","year":"2023","unstructured":"Intel Corporation . accessed in 2023 . Performance Analysis Guide for Intel\u00ae Core\u2122 i7 Processor and Intel\u00ae Xeon\u2122 5500 processors. https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/performance-analysis-guide-181827.pdf. Intel Corporation. accessed in 2023. Performance Analysis Guide for Intel\u00ae Core\u2122 i7 Processor and Intel\u00ae Xeon\u2122 5500 processors. https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/performance-analysis-guide-181827.pdf."},{"key":"e_1_3_2_1_44_1","volume-title":"accessed","author":"Global JEDEC","year":"2023","unstructured":"JEDEC \u2013 Global Standards for the Microelectronics Industry . accessed in 2023 . Main Memory : DDR4 & DDR5 SDRAM. https:\/\/www.jedec.org\/category\/technology-focus-area\/main-memory-ddr3-ddr4-sdram. JEDEC \u2013 Global Standards for the Microelectronics Industry. accessed in 2023. Main Memory: DDR4 & DDR5 SDRAM. https:\/\/www.jedec.org\/category\/technology-focus-area\/main-memory-ddr3-ddr4-sdram."},{"key":"e_1_3_2_1_45_1","volume-title":"Proceedings of the 17th USENIX Conference on File and Storage Technologies (FAST\u201919)","author":"Kaiyrakhmet Olzhas","year":"2019","unstructured":"Olzhas Kaiyrakhmet , Songyi Lee , Beomseok Nam , Sam\u00a0 H. Noh , and Young-ri Choi. 2019 . SLM-DB: Single-Level Key-Value Store with Persistent Memory . In Proceedings of the 17th USENIX Conference on File and Storage Technologies (FAST\u201919) . Olzhas Kaiyrakhmet, Songyi Lee, Beomseok Nam, Sam\u00a0H. Noh, and Young-ri Choi. 2019. SLM-DB: Single-Level Key-Value Store with Persistent Memory. In Proceedings of the 17th USENIX Conference on File and Storage Technologies (FAST\u201919)."},{"key":"e_1_3_2_1_46_1","volume-title":"Proceedings of the 11th ACM Symposium on Cloud Computing (SoCC\u201920)","author":"Kalia Anuj","year":"2020","unstructured":"Anuj Kalia , David Andersen , and Michael Kaminsky . 2020 . Challenges and Solutions for Fast Remote Persistent Memory Access . In Proceedings of the 11th ACM Symposium on Cloud Computing (SoCC\u201920) . Anuj Kalia, David Andersen, and Michael Kaminsky. 2020. Challenges and Solutions for Fast Remote Persistent Memory Access. In Proceedings of the 11th ACM Symposium on Cloud Computing (SoCC\u201920)."},{"key":"e_1_3_2_1_47_1","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC\u201918)","author":"Kannan Sudarsun","year":"2018","unstructured":"Sudarsun Kannan , Nitish Bhat , Ada Gavrilovska , Andrea\u00a0 C. Arpaci-Dusseau , and Remzi\u00a0 H. Arpaci-Dusseau . 2018 . Redesigning LSMs for Nonvolatile Memory with NoveLSM . In Proceedings of the USENIX Annual Technical Conference (ATC\u201918) . Sudarsun Kannan, Nitish Bhat, Ada Gavrilovska, Andrea\u00a0C. Arpaci-Dusseau, and Remzi\u00a0H. Arpaci-Dusseau. 2018. Redesigning LSMs for Nonvolatile Memory with NoveLSM. In Proceedings of the USENIX Annual Technical Conference (ATC\u201918)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080245"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446745"},{"key":"e_1_3_2_1_50_1","volume-title":"Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920)","author":"Ke Liu","year":"2020","unstructured":"Liu Ke , Udit Gupta , Benjamin\u00a0Youngjae Cho , David Brooks , Vikas Chandra , Utku Diril , Amin Firoozshahian , Kim Hazelwood , Bill Jia , Hsien-Hsin\u00a0 S. Lee , Meng Li , Bert Maher , Dheevatsa Mudigere , Maxim Naumov , Martin Schatz , Mikhail Smelyanskiy , Xiaodong Wang , Brandon Reagen , Carole-Jean Wu , Mark Hempstead , and Xuan Zhang . 2020 . RecNMP: Accelerating Personalized Recommendation with near-Memory Processing . In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920) . Liu Ke, Udit Gupta, Benjamin\u00a0Youngjae Cho, David Brooks, Vikas Chandra, Utku Diril, Amin Firoozshahian, Kim Hazelwood, Bill Jia, Hsien-Hsin\u00a0S. Lee, Meng Li, Bert Maher, Dheevatsa Mudigere, Maxim Naumov, Martin Schatz, Mikhail Smelyanskiy, Xiaodong Wang, Brandon Reagen, Carole-Jean Wu, Mark Hempstead, and Xuan Zhang. 2020. RecNMP: Accelerating Personalized Recommendation with near-Memory Processing. In Proceedings of the ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA\u201920)."},{"key":"e_1_3_2_1_51_1","volume-title":"Proceedings of the USENIX Annual Technical Conference (ATC\u201921)","author":"Kim Jonghyeon","year":"2021","unstructured":"Jonghyeon Kim , Wonkyo Choe , and Jeongseob Ahn . 2021 . Exploring the Design Space of Page Management for Multi-Tiered Memory Systems . In Proceedings of the USENIX Annual Technical Conference (ATC\u201921) . Jonghyeon Kim, Wonkyo Choe, and Jeongseob Ahn. 2021. Exploring the Design Space of Page Management for Multi-Tiered Memory Systems. In Proceedings of the USENIX Annual Technical Conference (ATC\u201921)."},{"key":"e_1_3_2_1_52_1","volume-title":"SMT: Software-Defined Memory Tiering for Heterogeneous Computing Systems With CXL Memory Expander","author":"Kim Kyungsan","year":"2023","unstructured":"Kyungsan Kim , Hyunseok Kim , Jinin So , Wonjae Lee , Junhyuk Im , Sungjoo Park , Jeonghyeon Cho , and Hoyoung Song . 2023 . SMT: Software-Defined Memory Tiering for Heterogeneous Computing Systems With CXL Memory Expander . IEEE Micro ( 2023). Kyungsan Kim, Hyunseok Kim, Jinin So, Wonjae Lee, Junhyuk Im, Sungjoo Park, Jeonghyeon Cho, and Hoyoung Song. 2023. SMT: Software-Defined Memory Tiering for Heterogeneous Computing Systems With CXL Memory Expander. IEEE Micro (2023)."},{"key":"e_1_3_2_1_53_1","volume-title":"Proceedings of the 16th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201922)","author":"Kim Wonbae","year":"2022","unstructured":"Wonbae Kim , Chanyeol Park , Dongui Kim , Hyeongjun Park , Young ri Choi , Alan Sussman , and Beomseok Nam . 2022 . ListDB: Union of Write-Ahead Logs and Persistent SkipLists for Incremental Checkpointing on Persistent Memory . In Proceedings of the 16th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201922) . Wonbae Kim, Chanyeol Park, Dongui Kim, Hyeongjun Park, Young ri Choi, Alan Sussman, and Beomseok Nam. 2022. ListDB: Union of Write-Ahead Logs and Persistent SkipLists for Incremental Checkpointing on Persistent Memory. In Proceedings of the 16th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201922)."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357543"},{"key":"e_1_3_2_1_55_1","volume-title":"Proceedings of the 24th IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918)","author":"Lee Donghyuk","year":"2018","unstructured":"Donghyuk Lee , Mike O\u2019Connor , and Niladrish Chatterjee . 2018 . Reducing Data Transfer Energy by Exploiting Similarity within a Data Transaction . In Proceedings of the 24th IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918) . Donghyuk Lee, Mike O\u2019Connor, and Niladrish Chatterjee. 2018. Reducing Data Transfer Energy by Exploiting Similarity within a Data Transaction. In Proceedings of the 24th IEEE International Symposium on High Performance Computer Architecture (HPCA\u201918)."},{"key":"e_1_3_2_1_56_1","volume-title":"Leveraging Power-Performance Relationship of Energy-Efficient Modern DRAM Devices","author":"Lee Sukhan","year":"2018","unstructured":"Sukhan Lee , Hyunyoon Cho , Young\u00a0Hoon Son , Yuhwan Ro , Nam\u00a0Sung Kim , and Jung Ho Ahn . 2018. Leveraging Power-Performance Relationship of Energy-Efficient Modern DRAM Devices . IEEE Access ( 2018 ). Sukhan Lee, Hyunyoon Cho, Young\u00a0Hoon Son, Yuhwan Ro, Nam\u00a0Sung Kim, and Jung Ho Ahn. 2018. Leveraging Power-Performance Relationship of Energy-Efficient Modern DRAM Devices. IEEE Access (2018)."},{"key":"e_1_3_2_1_57_1","volume-title":"Proceedings of the 27th ACM International Conference on Parallel Architectures and Compilation Techniques (PACT\u201918)","author":"Lee Sukhan","year":"2018","unstructured":"Sukhan Lee , Kiwon Lee , Minchul Sung , Mohammad Alian , Chankyung Kim , Wooyeong Cho , Reum Oh , Seongil O, Jung Ho Ahn , and Nam\u00a0Sung Kim . 2018 . 3D-Xpath: High-Density Managed DRAM Architecture with Cost-Effective Alternative Paths for Memory Transactions . In Proceedings of the 27th ACM International Conference on Parallel Architectures and Compilation Techniques (PACT\u201918) . Sukhan Lee, Kiwon Lee, Minchul Sung, Mohammad Alian, Chankyung Kim, Wooyeong Cho, Reum Oh, Seongil O, Jung Ho Ahn, and Nam\u00a0Sung Kim. 2018. 3D-Xpath: High-Density Managed DRAM Architecture with Cost-Effective Alternative Paths for Memory Transactions. In Proceedings of the 27th ACM International Conference on Parallel Architectures and Compilation Techniques (PACT\u201918)."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446717"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_61_1","volume-title":"Hierarchical Hybrid Memory Management in OS for Tiered Memory Systems","author":"Liu Lei","year":"2019","unstructured":"Lei Liu , Shengjie Yang , Lu Peng , and Xinyu Li. 2019. Hierarchical Hybrid Memory Management in OS for Tiered Memory Systems . IEEE Transactions on Parallel and Distributed Systems ( 2019 ). Lei Liu, Shengjie Yang, Lu Peng, and Xinyu Li. 2019. Hierarchical Hybrid Memory Management in OS for Tiered Memory Systems. IEEE Transactions on Parallel and Distributed Systems (2019)."},{"key":"e_1_3_2_1_62_1","volume-title":"Proceedings of the ACM\/IEEE 49th Annual International Symposium on Computer Architecture (ISCA\u201922)","author":"Loughlin Kevin","year":"2022","unstructured":"Kevin Loughlin , Stefan Saroiu , Alec Wolman , Yatin\u00a0 A Manerkar , and Baris Kasikci . 2022 . MOESI-prime: Preventing Coherence-Induced Hammering in Commodity Workloads . In Proceedings of the ACM\/IEEE 49th Annual International Symposium on Computer Architecture (ISCA\u201922) . Kevin Loughlin, Stefan Saroiu, Alec Wolman, Yatin\u00a0A Manerkar, and Baris Kasikci. 2022. MOESI-prime: Preventing Coherence-Induced Hammering in Commodity Workloads. In Proceedings of the ACM\/IEEE 49th Annual International Symposium on Computer Architecture (ISCA\u201922)."},{"key":"e_1_3_2_1_63_1","volume-title":"accessed","author":"Maruf Hasan\u00a0Al","year":"2023","unstructured":"Hasan\u00a0Al Maruf . accessed in 2023 . Transparent Page Placement for Tiered-Memory. https:\/\/lore.kernel.org\/all\/cover.1637778851.git.hasanalmaruf@fb.com\/. Hasan\u00a0Al Maruf. accessed in 2023. Transparent Page Placement for Tiered-Memory. https:\/\/lore.kernel.org\/all\/cover.1637778851.git.hasanalmaruf@fb.com\/."},{"key":"e_1_3_2_1_64_1","volume-title":"Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201923)","author":"Maruf Hasan\u00a0Al","year":"2023","unstructured":"Hasan\u00a0Al Maruf , Hao Wang , Abhishek Dhanotia , Johannes Weiner , Niket Agarwal , Pallab Bhattacharya , Chris Petersen , Mosharaf Chowdhury , Shobhit Kanaujia , and Prakash Chauhan . 2023 . TPP: Transparent Page Placement for CXL-Enabled Tiered-Memory . In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201923) . Hasan\u00a0Al Maruf, Hao Wang, Abhishek Dhanotia, Johannes Weiner, Niket Agarwal, Pallab Bhattacharya, Chris Petersen, Mosharaf Chowdhury, Shobhit Kanaujia, and Prakash Chauhan. 2023. TPP: Transparent Page Placement for CXL-Enabled Tiered-Memory. In Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201923)."},{"key":"e_1_3_2_1_65_1","volume-title":"accessed","year":"2023","unstructured":"Micron. accessed in 2023 . CZ 120 memory expansion module. https:\/\/www.micron.com\/solutions\/server\/cxl. Micron. accessed in 2023. CZ120 memory expansion module. https:\/\/www.micron.com\/solutions\/server\/cxl."},{"key":"e_1_3_2_1_66_1","volume-title":"Proceedings of the 44th International Conference on Parallel Processing (ICPP\u201915)","author":"Molka Daniel","year":"2015","unstructured":"Daniel Molka , Daniel Hackenberg , Robert Sch\u00f6ne , and Wolfgang\u00a0 E Nagel . 2015 . Cache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture . In Proceedings of the 44th International Conference on Parallel Processing (ICPP\u201915) . Daniel Molka, Daniel Hackenberg, Robert Sch\u00f6ne, and Wolfgang\u00a0E Nagel. 2015. Cache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture. In Proceedings of the 44th International Conference on Parallel Processing (ICPP\u201915)."},{"key":"e_1_3_2_1_67_1","volume-title":"accessed","author":"Technology Montage","year":"2023","unstructured":"Montage Technology . accessed in 2023 . CXL Memory eXpander Controller (MXC) . https:\/\/www.montage-tech.com\/MXC. Montage Technology. accessed in 2023. CXL Memory eXpander Controller (MXC). https:\/\/www.montage-tech.com\/MXC."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483550"},{"key":"e_1_3_2_1_69_1","unstructured":"Redis Ltd.accessed in 2023. Redis. https:\/\/redis.io\/.  Redis Ltd.accessed in 2023. Redis. https:\/\/redis.io\/."},{"key":"e_1_3_2_1_70_1","unstructured":"Robert Blankenship. 2020. Compute Express Link (CXL): Memory and Cache Protocols. https:\/\/snia.org\/sites\/default\/files\/SDC\/2020\/130-Blankenship-CXL-1.1-Protocol-Extensions.pdf.  Robert Blankenship. 2020. Compute Express Link (CXL): Memory and Cache Protocols. https:\/\/snia.org\/sites\/default\/files\/SDC\/2020\/130-Blankenship-CXL-1.1-Protocol-Extensions.pdf."},{"key":"e_1_3_2_1_71_1","volume-title":"Proceedings of the IEEE International Conference on Big Data and Smart Computing (BigComp\u201923)","author":"Ryu Seokhyun","year":"2023","unstructured":"Seokhyun Ryu , Sohyun Kim , Jaeyung Jun , Donguk Moon , Kyungsoo Lee , Jungmin Choi , Sunwoong Kim , Hyungsoo Kim , Luke Kim , Won\u00a0Ha Choi , Moohyeon Nam , Dooyoung Hwang , Hongchan Roh , and Youngpyo Joo . 2023 . System Optimization of Data Analytics Platforms using Compute Express Link (CXL) Memory . In Proceedings of the IEEE International Conference on Big Data and Smart Computing (BigComp\u201923) . Seokhyun Ryu, Sohyun Kim, Jaeyung Jun, Donguk Moon, Kyungsoo Lee, Jungmin Choi, Sunwoong Kim, Hyungsoo Kim, Luke Kim, Won\u00a0Ha Choi, Moohyeon Nam, Dooyoung Hwang, Hongchan Roh, and Youngpyo Joo. 2023. System Optimization of Data Analytics Platforms using Compute Express Link (CXL) Memory. In Proceedings of the IEEE International Conference on Big Data and Smart Computing (BigComp\u201923)."},{"key":"e_1_3_2_1_72_1","volume-title":"accessed","author":"Semiconductor Samsung","year":"2023","unstructured":"Samsung Semiconductor . accessed in 2023 . Memory-Semantic SSD. https:\/\/samsungmsl.com\/ms-ssd\/. Samsung Semiconductor. accessed in 2023. Memory-Semantic SSD. https:\/\/samsungmsl.com\/ms-ssd\/."},{"key":"e_1_3_2_1_73_1","volume-title":"Compute Express Link (CXL): Enabling Heterogeneous Data-Centric Computing With Heterogeneous Memory Hierarchy","author":"Sharma Debendra\u00a0Das","year":"2022","unstructured":"Debendra\u00a0Das Sharma . 2022. Compute Express Link (CXL): Enabling Heterogeneous Data-Centric Computing With Heterogeneous Memory Hierarchy . IEEE Micro ( 2022 ). Debendra\u00a0Das Sharma. 2022. Compute Express Link (CXL): Enabling Heterogeneous Data-Centric Computing With Heterogeneous Memory Hierarchy. IEEE Micro (2022)."},{"key":"e_1_3_2_1_74_1","volume-title":"Computational CXL-Memory Solution for Accelerating Memory-Intensive Applications","author":"Sim Joonseop","year":"2023","unstructured":"Joonseop Sim , Soohong Ahn , Taeyoung Ahn , Seungyong Lee , Myunghyun Rhee , Jooyoung Kim , Kwangsik Shin , Donguk Moon , Euiseok Kim , and Kyoung Park . 2023. Computational CXL-Memory Solution for Accelerating Memory-Intensive Applications . IEEE Computer Architecture Letters ( 2023 ). Joonseop Sim, Soohong Ahn, Taeyoung Ahn, Seungyong Lee, Myunghyun Rhee, Jooyoung Kim, Kwangsik Shin, Donguk Moon, Euiseok Kim, and Kyoung Park. 2023. Computational CXL-Memory Solution for Accelerating Memory-Intensive Applications. IEEE Computer Architecture Letters (2023)."},{"key":"e_1_3_2_1_75_1","unstructured":"Tom Simon. 2021. Low Power High Performance PCIe SerDes IP for Samsung Silicon - SemiWiki. https:\/\/semiwiki.com\/events\/305345-low-power-high-performance-pcie-serdes-ip-for-samsung-silicon\/.  Tom Simon. 2021. Low Power High Performance PCIe SerDes IP for Samsung Silicon - SemiWiki. https:\/\/semiwiki.com\/events\/305345-low-power-high-performance-pcie-serdes-ip-for-samsung-silicon\/."},{"key":"e_1_3_2_1_76_1","volume-title":"Proceedings of the Annual Conference of the ACM Special Interest Group on Data Communication on the Applications, Technologies, Architectures, and Protocols for Computer Communication (SIGCOMM\u201920)","author":"Singhvi Arjun","year":"2020","unstructured":"Arjun Singhvi , Aditya Akella , Dan Gibson , Thomas\u00a0 F. Wenisch , Monica Wong-Chan , Sean Clark , Milo M.\u00a0K. Martin , Moray McLaren , Prashant Chandra , Rob Cauble , Hassan M.\u00a0G. Wassel , Behnam Montazeri , Simon\u00a0 L. Sabato , Joel Scherpelz , and Amin Vahdat . 2020 . 1RMA: Re-Envisioning Remote Memory Access for Multi-Tenant Datacenters . In Proceedings of the Annual Conference of the ACM Special Interest Group on Data Communication on the Applications, Technologies, Architectures, and Protocols for Computer Communication (SIGCOMM\u201920) . Arjun Singhvi, Aditya Akella, Dan Gibson, Thomas\u00a0F. Wenisch, Monica Wong-Chan, Sean Clark, Milo M.\u00a0K. Martin, Moray McLaren, Prashant Chandra, Rob Cauble, Hassan M.\u00a0G. Wassel, Behnam Montazeri, Simon\u00a0L. Sabato, Joel Scherpelz, and Amin Vahdat. 2020. 1RMA: Re-Envisioning Remote Memory Access for Multi-Tenant Datacenters. In Proceedings of the Annual Conference of the ACM Special Interest Group on Data Communication on the Applications, Technologies, Architectures, and Protocols for Computer Communication (SIGCOMM\u201920)."},{"key":"e_1_3_2_1_77_1","unstructured":"SK hynix Inc. 2022. SK hynix Introduces Industry\u2019s First CXL-based Computational Memory Solution (CMS) at the OCP Global Summit. https:\/\/news.skhynix.com\/sk-hynix-introduces-industrys-first-cxl-based-cms-at-the-ocp-global-summit\/.  SK hynix Inc. 2022. SK hynix Introduces Industry\u2019s First CXL-based Computational Memory Solution (CMS) at the OCP Global Summit. https:\/\/news.skhynix.com\/sk-hynix-introduces-industrys-first-cxl-based-cms-at-the-ocp-global-summit\/."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.5555\/3585938.3585961"},{"key":"e_1_3_2_1_79_1","volume-title":"Tiered Memory: An Iso-Power Memory Architecture to Address the Memory Power Wall","author":"Sudan Kshitij","year":"2012","unstructured":"Kshitij Sudan , Karthick Rajamani , Wei Huang , and John\u00a0 B. Carter . 2012 . Tiered Memory: An Iso-Power Memory Architecture to Address the Memory Power Wall . IEEE Trans. Comput . (2012). Kshitij Sudan, Karthick Rajamani, Wei Huang, and John\u00a0B. Carter. 2012. Tiered Memory: An Iso-Power Memory Architecture to Address the Memory Power Wall. IEEE Trans. Comput. (2012)."},{"key":"e_1_3_2_1_80_1","volume-title":"Proceedings of 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI\u201918)","author":"Tootoonchian Amin","year":"2018","unstructured":"Amin Tootoonchian , Aurojit Panda , Chang Lan , Melvin Walls , Katerina Argyraki , Sylvia Ratnasamy , and Scott Shenker . 2018 . ResQ: Enabling SLOs in Network Function Virtualization . In Proceedings of 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI\u201918) . Amin Tootoonchian, Aurojit Panda, Chang Lan, Melvin Walls, Katerina Argyraki, Sylvia Ratnasamy, and Scott Shenker. 2018. ResQ: Enabling SLOs in Network Function Virtualization. In Proceedings of 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI\u201918)."},{"key":"e_1_3_2_1_81_1","volume-title":"Proceedings of the 29th ACM International Conference on Parallel Architectures and Compilation Techniques (PACT\u201920)","author":"Valad\u00a0Beigi Majed","year":"2020","unstructured":"Majed Valad\u00a0Beigi , Bahareh Pourshirazi , Gokhan Memik , and Zhichun Zhu . 2020 . DeepSwapper: A Deep Learning Based Page Swap Management Scheme for Hybrid Memory Systems . In Proceedings of the 29th ACM International Conference on Parallel Architectures and Compilation Techniques (PACT\u201920) . Majed Valad\u00a0Beigi, Bahareh Pourshirazi, Gokhan Memik, and Zhichun Zhu. 2020. DeepSwapper: A Deep Learning Based Page Swap Management Scheme for Hybrid Memory Systems. In Proceedings of the 29th ACM International Conference on Parallel Architectures and Compilation Techniques (PACT\u201920)."},{"key":"e_1_3_2_1_82_1","volume-title":"Proceedings of the 26th IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920)","author":"Vasilakis Evangelos","year":"2020","unstructured":"Evangelos Vasilakis , Vassilis Papaefstathiou , Pedro Trancoso , and Ioannis Sourdis . 2020 . Hybrid2: Combining Caching and Migration in Hybrid Memory Systems . In Proceedings of the 26th IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920) . Evangelos Vasilakis, Vassilis Papaefstathiou, Pedro Trancoso, and Ioannis Sourdis. 2020. Hybrid2: Combining Caching and Migration in Hybrid Memory Systems. In Proceedings of the 26th IEEE International Symposium on High Performance Computer Architecture (HPCA\u201920)."},{"key":"e_1_3_2_1_83_1","volume-title":"Proceedings of the ACM\/SPEC on International Conference on Performance Engineering (ICPE\u201922)","author":"Velten Markus","year":"2022","unstructured":"Markus Velten , Robert Sch\u00f6ne , Thomas Ilsche , and Daniel Hackenberg . 2022 . Memory Performance of AMD EPYC Rome and Intel Cascade Lake SP Server Processors . In Proceedings of the ACM\/SPEC on International Conference on Performance Engineering (ICPE\u201922) . Markus Velten, Robert Sch\u00f6ne, Thomas Ilsche, and Daniel Hackenberg. 2022. Memory Performance of AMD EPYC Rome and Intel Cascade Lake SP Server Processors. In Proceedings of the ACM\/SPEC on International Conference on Performance Engineering (ICPE\u201922)."},{"key":"e_1_3_2_1_84_1","volume-title":"Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201920)","author":"Wang Zixuan","year":"2020","unstructured":"Zixuan Wang , Xiao Liu , Jian Yang , Theodore Michailidis , Steven Swanson , and Jishen Zhao . 2020 . Characterizing and Modeling Non-Volatile Memory Systems . In Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201920) . Zixuan Wang, Xiao Liu, Jian Yang, Theodore Michailidis, Steven Swanson, and Jishen Zhao. 2020. Characterizing and Modeling Non-Volatile Memory Systems. In Proceedings of the 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201920)."},{"key":"e_1_3_2_1_85_1","volume-title":"accessed","author":"Weiner Johannes","year":"2023","unstructured":"Johannes Weiner . accessed in 2023 . [PATCH] mm: mempolicy: N:M interleave policy for tiered memory nodes. https:\/\/lore.kernel.org\/linux-mm\/YqD0%2FtzFwXvJ1gK6@cmpxchg.org\/T\/. Johannes Weiner. accessed in 2023. [PATCH] mm: mempolicy: N:M interleave policy for tiered memory nodes. https:\/\/lore.kernel.org\/linux-mm\/YqD0%2FtzFwXvJ1gK6@cmpxchg.org\/T\/."},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507731"},{"key":"e_1_3_2_1_87_1","volume-title":"Proceedings of the 19th USENIX Conference on File and Storage Technologies (FAST\u201921)","author":"Wu Kan","year":"2021","unstructured":"Kan Wu , Zhihan Guo , Guanzhou Hu , Kaiwei Tu , Ramnatthan Alagappan , Rathijit Sen , Kwanghyun Park , Andrea\u00a0 C. Arpaci-Dusseau , and Remzi\u00a0 H. Arpaci-Dusseau . 2021 . The Storage Hierarchy is Not a Hierarchy: Optimizing Caching on Modern Storage Devices with Orthus . In Proceedings of the 19th USENIX Conference on File and Storage Technologies (FAST\u201921) . Kan Wu, Zhihan Guo, Guanzhou Hu, Kaiwei Tu, Ramnatthan Alagappan, Rathijit Sen, Kwanghyun Park, Andrea\u00a0C. Arpaci-Dusseau, and Remzi\u00a0H. Arpaci-Dusseau. 2021. The Storage Hierarchy is Not a Hierarchy: Optimizing Caching on Modern Storage Devices with Orthus. In Proceedings of the 19th USENIX Conference on File and Storage Technologies (FAST\u201921)."},{"key":"e_1_3_2_1_88_1","volume-title":"Proceedings of the 17th European Conference on Computer Systems (EuroSys\u201922)","author":"Xiang Lingfeng","year":"2022","unstructured":"Lingfeng Xiang , Xingsheng Zhao , Jia Rao , Song Jiang , and Hong Jiang . 2022 . Characterizing the Performance of Intel Optane Persistent Memory: A Close Look at Its on-DIMM Buffering . In Proceedings of the 17th European Conference on Computer Systems (EuroSys\u201922) . Lingfeng Xiang, Xingsheng Zhao, Jia Rao, Song Jiang, and Hong Jiang. 2022. Characterizing the Performance of Intel Optane Persistent Memory: A Close Look at Its on-DIMM Buffering. In Proceedings of the 17th European Conference on Computer Systems (EuroSys\u201922)."},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.5555\/3386691.3386708"},{"key":"e_1_3_2_1_91_1","volume-title":"CXLMemSim: A pure software simulated CXL.mem for performance characterization. arXiv preprint arXiv:2303.06153","author":"Yang Yiwei","year":"2023","unstructured":"Yiwei Yang , Pooneh Safayenikoo , Jiacheng Ma , Tanvir\u00a0Ahmed Khan , and Andrew Quinn . 2023. CXLMemSim: A pure software simulated CXL.mem for performance characterization. arXiv preprint arXiv:2303.06153 ( 2023 ). Yiwei Yang, Pooneh Safayenikoo, Jiacheng Ma, Tanvir\u00a0Ahmed Khan, and Andrew Quinn. 2023. CXLMemSim: A pure software simulated CXL.mem for performance characterization. arXiv preprint arXiv:2303.06153 (2023)."},{"key":"e_1_3_2_1_92_1","volume-title":"Proceeings of the USENIX Annual Technical Conference (ATC\u201920)","author":"Yao Ting","year":"2020","unstructured":"Ting Yao , Yiwen Zhang , Jiguang Wan , Qiu Cui , Liu Tang , Hong Jiang , Changsheng Xie , and Xubin He . 2020 . MatrixKV: Reducing Write Stalls and Write Amplification in LSM-tree Based KV Stores with Matrix Container in NVM . In Proceeings of the USENIX Annual Technical Conference (ATC\u201920) . Ting Yao, Yiwen Zhang, Jiguang Wan, Qiu Cui, Liu Tang, Hong Jiang, Changsheng Xie, and Xubin He. 2020. MatrixKV: Reducing Write Stalls and Write Amplification in LSM-tree Based KV Stores with Matrix Container in NVM. In Proceeings of the USENIX Annual Technical Conference (ATC\u201920)."},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00018"},{"key":"e_1_3_2_1_94_1","volume-title":"Proceedings of the 16th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201922)","author":"Zeng Chaoliang","year":"2022","unstructured":"Chaoliang Zeng , Layong Luo , Qingsong Ning , Yaodong Han , Yuhang Jiang , Ding Tang , Zilong Wang , Kai Chen , and Chuanxiong Guo . 2022 . FAERY: An FPGA-accelerated Embedding-based Retrieval System . In Proceedings of the 16th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201922) . Chaoliang Zeng, Layong Luo, Qingsong Ning, Yaodong Han, Yuhang Jiang, Ding Tang, Zilong Wang, Kai Chen, and Chuanxiong Guo. 2022. FAERY: An FPGA-accelerated Embedding-based Retrieval System. In Proceedings of the 16th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201922)."},{"key":"e_1_3_2_1_95_1","volume-title":"Proceedings of the 26th European Conference on Computer Systems (EuroSys\u201921)","author":"Zhang Wenhui","year":"2021","unstructured":"Wenhui Zhang , Xingsheng Zhao , Song Jiang , and Hong Jiang . 2021 . ChameleonDB: A Key-Value Store for Optane Persistent Memory . In Proceedings of the 26th European Conference on Computer Systems (EuroSys\u201921) . Wenhui Zhang, Xingsheng Zhao, Song Jiang, and Hong Jiang. 2021. ChameleonDB: A Key-Value Store for Optane Persistent Memory. In Proceedings of the 26th European Conference on Computer Systems (EuroSys\u201921)."},{"key":"e_1_3_2_1_96_1","volume-title":"accessed","author":"Zhang Xu","year":"2023","unstructured":"Xu Zhang . accessed in 2023 . gem5-CXL. https:\/\/github.com\/zxhero\/gem5-CXL. Xu Zhang. accessed in 2023. gem5-CXL. https:\/\/github.com\/zxhero\/gem5-CXL."},{"key":"e_1_3_2_1_97_1","volume-title":"Proceedings of the 17th USENIX Conference on File and Storage Technologies (FAST\u201919)","author":"Zheng Shengan","year":"2019","unstructured":"Shengan Zheng , Morteza Hoseinzadeh , and Steven Swanson . 2019 . Ziggurat: A Tiered File System for Non-Volatile Main Memories and Disks . In Proceedings of the 17th USENIX Conference on File and Storage Technologies (FAST\u201919) . Shengan Zheng, Morteza Hoseinzadeh, and Steven Swanson. 2019. Ziggurat: A Tiered File System for Non-Volatile Main Memories and Disks. In Proceedings of the 17th USENIX Conference on File and Storage Technologies (FAST\u201919)."},{"key":"e_1_3_2_1_98_1","volume-title":"Proceedings of VLDB Endowment","author":"Zhou Xinjing","year":"2019","unstructured":"Xinjing Zhou , Lidan Shou , Ke Chen , Wei Hu , and Gang Chen . 2019 . DPTree: Differential Indexing for Persistent Memory . Proceedings of VLDB Endowment (2019). Xinjing Zhou, Lidan Shou, Ke Chen, Wei Hu, and Gang Chen. 2019. DPTree: Differential Indexing for Persistent Memory. Proceedings of VLDB Endowment (2019)."}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614256","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3614256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:21Z","timestamp":1750178781000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614256"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":98,"alternative-id":["10.1145\/3613424.3614256","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3614256","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}