{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T10:02:44Z","timestamp":1781258564755,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Defense Advanced Research Projects Agency (DARPA)","award":["HR001122C0110"],"award-info":[{"award-number":["HR001122C0110"]}]},{"name":"Innovate UK project","award":["105694"],"award-info":[{"award-number":["105694"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3614266","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"641-653","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["CHERIoT: Complete Memory Safety for Embedded Devices"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-2679-6504","authenticated-orcid":false,"given":"Saar","family":"Amar","sequence":"first","affiliation":[{"name":"Microsoft, Israel"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6060-0153","authenticated-orcid":false,"given":"David","family":"Chisnall","sequence":"additional","affiliation":[{"name":"Microsoft, United Kingdom and University of Cambridge, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-9204-7047","authenticated-orcid":false,"given":"Tony","family":"Chen","sequence":"additional","affiliation":[{"name":"Microsoft, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9698-1503","authenticated-orcid":false,"given":"Nathaniel Wesley","family":"Filardo","sequence":"additional","affiliation":[{"name":"University of Cambridge, United Kingdom and Microsoft, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3490-3473","authenticated-orcid":false,"given":"Ben","family":"Laurie","sequence":"additional","affiliation":[{"name":"Google, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2071-6750","authenticated-orcid":false,"given":"Kunyan","family":"Liu","sequence":"additional","affiliation":[{"name":"Microsoft, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6095-6405","authenticated-orcid":false,"given":"Robert","family":"Norton","sequence":"additional","affiliation":[{"name":"Microsoft, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2806-495X","authenticated-orcid":false,"given":"Simon W.","family":"Moore","sequence":"additional","affiliation":[{"name":"University of Cambridge, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2055-8092","authenticated-orcid":false,"given":"Yucong","family":"Tao","sequence":"additional","affiliation":[{"name":"Microsoft, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8139-8783","authenticated-orcid":false,"given":"Robert N. M.","family":"Watson","sequence":"additional","affiliation":[{"name":"University of Cambridge, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8047-899X","authenticated-orcid":false,"given":"Hongyan","family":"Xia","sequence":"additional","affiliation":[{"name":"Arm Ltd., United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"d.]. The CHERIoT RTOS. https:\/\/github.com\/Microsoft\/CHERIoT-RTOS Accessed","year":"2023","unstructured":"[n. d.]. The CHERIoT RTOS. https:\/\/github.com\/Microsoft\/CHERIoT-RTOS Accessed November 2023 . [n. d.]. The CHERIoT RTOS. https:\/\/github.com\/Microsoft\/CHERIoT-RTOS Accessed November 2023."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3290384"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/359460.359470"},{"key":"e_1_3_2_1_6_1","unstructured":"Gal Beniamini. 2017. Over the air: Exploiting Broadcom\u2019s Wi-Fi Stack (part 1). https:\/\/googleprojectzero.blogspot.com\/2017\/04\/over-air-exploiting-broadcoms-wi-fi_4.html  Gal Beniamini. 2017. Over the air: Exploiting Broadcom\u2019s Wi-Fi Stack (part 1). https:\/\/googleprojectzero.blogspot.com\/2017\/04\/over-air-exploiting-broadcoms-wi-fi_4.html"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2001.934028"},{"key":"e_1_3_2_1_8_1","unstructured":"Bluespec. [n. d.]. Bluespec\/Flute: RISC-V CPU simple 5-stage in-order pipeline for low-end applications needing MMUs and some performance. https:\/\/github.com\/bluespec\/Flute  Bluespec. [n. d.]. Bluespec\/Flute: RISC-V CPU simple 5-stage in-order pipeline for low-end applications needing MMUs and some performance. https:\/\/github.com\/bluespec\/Flute"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744922"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064979.1064988"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/2671225.2671232"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1053271.1053275"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Patrick Koeberl Steffen Schulz Vijay Varadharajan and Ahmad-Reza Sadeghi. 2014. TrustLite: A Security Architecture for Tiny Embedded Devices.  Patrick Koeberl Steffen Schulz Vijay Varadharajan and Ahmad-Reza Sadeghi. 2014. TrustLite: A Security Architecture for Tiny Embedded Devices.","DOI":"10.1145\/2592798.2592824"},{"key":"e_1_3_2_1_15_1","unstructured":"laginimaineb. 2016. QSEE privilege escalation vulnerability and exploit. https:\/\/bits-please.blogspot.com\/2016\/05\/qsee-privilege-escalation-vulnerability.html  laginimaineb. 2016. QSEE privilege escalation vulnerability and exploit. https:\/\/bits-please.blogspot.com\/2016\/05\/qsee-privilege-escalation-vulnerability.html"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/775265.775268"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132786"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1016\/C2013-0-01290-X"},{"key":"e_1_3_2_1_19_1","volume-title":"Armv8-M Memory Model and Memory Protection User Guide. (Dec","author":"Limited Arm","year":"2022","unstructured":"Arm Limited . 2022. Armv8-M Memory Model and Memory Protection User Guide. (Dec 2022 ). Issue 0100-01. https:\/\/developer.arm.com\/documentation\/107565\/latest Arm Limited. 2022. Armv8-M Memory Model and Memory Protection User Guide. (Dec 2022). Issue 0100-01. https:\/\/developer.arm.com\/documentation\/107565\/latest"},{"key":"e_1_3_2_1_20_1","unstructured":"Taiwan Semiconductor Manufacturing\u00a0Company Limited. [n. d.]. 28nm Technology. https:\/\/www.tsmc.com\/english\/dedicatedFoundry\/technology\/logic\/l_28nm  Taiwan Semiconductor Manufacturing\u00a0Company Limited. [n. d.]. 28nm Technology. https:\/\/www.tsmc.com\/english\/dedicatedFoundry\/technology\/logic\/l_28nm"},{"key":"e_1_3_2_1_21_1","unstructured":"lowRISC. [n. d.]. LowRISC\/IBEX: Ibex is a small 32 bit RISC-v CPU core previously known as Zero-riscy.https:\/\/github.com\/lowRISC\/ibex  lowRISC. [n. d.]. LowRISC\/IBEX: Ibex is a small 32 bit RISC-v CPU core previously known as Zero-riscy.https:\/\/github.com\/lowRISC\/ibex"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3052973.3053014"},{"key":"e_1_3_2_1_23_1","first-page":"63","article-title":"The Protection of Information in Computer Systems","author":"Saltzer H.","year":"1975","unstructured":"Jerome\u00a0 H. Saltzer and Michael\u00a0 D. Schroeder . 1975 . The Protection of Information in Computer Systems . In Proceedings of the IEEE 63 - 69 . Jerome\u00a0H. Saltzer and Michael\u00a0D. Schroeder. 1975. The Protection of Information in Computer Systems. In Proceedings of the IEEE 63-9.","journal-title":"Proceedings of the IEEE"},{"key":"e_1_3_2_1_24_1","unstructured":"Andrew Waterman Krste Asanovi\u0107 and John Hauser (Eds.). 2022. The RISC-V Instruction Set Manual Volume II: Privileged Architecture. https:\/\/github.com\/riscv\/riscv-isa-manual\/releases\/download\/Priv-v1.12\/riscv-privileged-20211203.pdf  Andrew Waterman Krste Asanovi\u0107 and John Hauser (Eds.). 2022. The RISC-V Instruction Set Manual Volume II: Privileged Architecture. https:\/\/github.com\/riscv\/riscv-isa-manual\/releases\/download\/Priv-v1.12\/riscv-privileged-20211203.pdf"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00098"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2914037"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853201"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358288"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00023"},{"key":"e_1_3_2_1_30_1","volume-title":"ARMv8-M Architecture Technical Overview. (Nov","author":"Yiu Joseph","year":"2015","unstructured":"Joseph Yiu . 2015. ARMv8-M Architecture Technical Overview. (Nov 2015 ). https:\/\/community.arm.com\/cfs-file\/__key\/communityserver-blogs-components-weblogfiles\/00-00-00-21-42\/8461.Whitepaper-_2D00_-ARMv8_2D00_M-Architecture-Technical-Overview.pdf Joseph Yiu. 2015. ARMv8-M Architecture Technical Overview. (Nov 2015). https:\/\/community.arm.com\/cfs-file\/__key\/communityserver-blogs-components-weblogfiles\/00-00-00-21-42\/8461.Whitepaper-_2D00_-ARMv8_2D00_M-Architecture-Technical-Overview.pdf"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304017"}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614266","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3614266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:46:21Z","timestamp":1750178781000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614266"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":28,"alternative-id":["10.1145\/3613424.3614266","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3614266","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}