{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:28:31Z","timestamp":1781836111410,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":61,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"AI Chip Center for Emerging Smart Systems"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3614289","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T12:22:15Z","timestamp":1702038135000},"page":"268-282","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1742-0090","authenticated-orcid":false,"given":"Chen","family":"Bai","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong and DAMO Academy, Alibaba Group, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4011-6668","authenticated-orcid":false,"given":"Jiayi","family":"Huang","sequence":"additional","affiliation":[{"name":"Microelectronics Thrust, Hong Kong University of Science and Technology (Guangzhou), China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0996-2260","authenticated-orcid":false,"given":"Xuechao","family":"Wei","sequence":"additional","affiliation":[{"name":"DAMO Academy, Alibaba Group, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3612-4182","authenticated-orcid":false,"given":"Yuzhe","family":"Ma","sequence":"additional","affiliation":[{"name":"Microelectronics Thrust, The Hong Kong University of Science and Technology (Guangzhou), China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5856-1172","authenticated-orcid":false,"given":"Sicheng","family":"Li","sequence":"additional","affiliation":[{"name":"DAMO Academy, Alibaba Group, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7696-9799","authenticated-orcid":false,"given":"Hongzhong","family":"Zheng","sequence":"additional","affiliation":[{"name":"DAMO Academy, Alibaba Group, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2093-1788","authenticated-orcid":false,"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Department of Electronic & Computer Engineering, The Hong Kong University of Science and Technology, USA and DAMO Academy, Alibaba Group, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2013. Official RISC-V Benchmark Suites. https:\/\/github.com\/riscv-software-src\/riscv-tests."},{"key":"e_1_3_2_1_2_1","volume-title":"SPEC CPU 2006","year":"2006","unstructured":"2018. SPEC CPU 2006. https:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_3_2_1_3_1","volume-title":"SPEC CPU 2017","year":"2017","unstructured":"2022. SPEC CPU 2017. https:\/\/www.spec.org\/cpu2017\/."},{"key":"e_1_3_2_1_4_1","unstructured":"2023. Intel Emerald Rapids. https:\/\/en.wikipedia.org\/wiki\/Emerald_Rapids."},{"key":"e_1_3_2_1_5_1","unstructured":"2023. Tenstorrent RISC-V OoO Superscalar Processor Family. https:\/\/tenstorrent.com\/risc-v\/."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266637"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815967"},{"key":"e_1_3_2_1_8_1","volume-title":"BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration Framework. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1\u20139.","author":"Bai Chen","year":"2021","unstructured":"Chen Bai, Qi Sun, Jianwang Zhai, Yuzhe Ma, Bei Yu, and Martin\u00a0DF Wong. 2021. BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration Framework. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1\u20139."},{"key":"e_1_3_2_1_9_1","volume-title":"The GEM5 Simulator. ACM SIGARCH computer architecture news 39, 2","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven\u00a0K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek\u00a0R Hower, Tushar Krishna, Somayeh Sardashti, 2011. The GEM5 Simulator. ACM SIGARCH computer architecture news 39, 2 (2011), 1\u20137."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665688"},{"key":"e_1_3_2_1_13_1","volume-title":"Memory Dependence Prediction Using Store Sets. In IEEE\/ACM International Symposium on Computer Architecture (ISCA). IEEE, 142\u2013153","author":"Chrysos Z","year":"1998","unstructured":"George\u00a0Z Chrysos and Joel\u00a0S Emer. 1998. Memory Dependence Prediction Using Store Sets. In IEEE\/ACM International Symposium on Computer Architecture (ISCA). IEEE, 142\u2013153."},{"key":"e_1_3_2_1_14_1","volume-title":"Differentiable Expected Hypervolume Improvement for Parallel Multi-objective Bayesian Optimization. Annual Conference on Neural Information Processing Systems (NIPS) 33","author":"Daulton Samuel","year":"2020","unstructured":"Samuel Daulton, Maximilian Balandat, and Eytan Bakshy. 2020. Differentiable Expected Hypervolume Improvement for Parallel Multi-objective Bayesian Optimization. Annual Conference on Neural Information Processing Systems (NIPS) 33 (2020), 9851\u20139864."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.12"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450103"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0215"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"e_1_3_2_1_20_1","volume-title":"Number-theoretic Methods In Statistics. Vol.\u00a051","author":"Fang Kai-Tai","unstructured":"Kai-Tai Fang and Yuan Wang. 1993. Number-theoretic Methods In Statistics. Vol.\u00a051. CRC Press."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545222"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"e_1_3_2_1_23_1","volume-title":"Using Interaction Costs for Microarchitectural Bottleneck Analysis. In IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 228\u2013239","author":"Fields A","year":"2003","unstructured":"Brian\u00a0A Fields, Rastislav Bodik, Mark\u00a0D Hill, and Chris\u00a0J Newburn. 2003. Using Interaction Costs for Microarchitectural Bottleneck Analysis. In IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 228\u2013239."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3524059.3532390"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003558"},{"key":"e_1_3_2_1_28_1","volume-title":"Efficiently Exploring Architectural Design Spaces Via Predictive Modeling. ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) 40","author":"\u00cfpek Engin","year":"2006","unstructured":"Engin \u00cfpek, Sally\u00a0A McKee, Rich Caruana, Bronis\u00a0R de Supinski, and Martin Schulz. 2006. Efficiently Exploring Architectural Design Spaces Via Predictive Modeling. ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) 40, 5 (2006), 195\u2013206."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.40844"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310786"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250712"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2002.1033026"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/359007.359012"},{"key":"e_1_3_2_1_35_1","volume-title":"Illustrative Design Space Studies with Microarchitectural Regression Models. In IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 340\u2013351","author":"Lee C","year":"2007","unstructured":"Benjamin\u00a0C Lee and David\u00a0M Brooks. 2007. Illustrative Design Space Studies with Microarchitectural Regression Models. In IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 340\u2013351."},{"key":"e_1_3_2_1_36_1","volume-title":"RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-event Stacks. In IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 255\u2013267","author":"Lee Jaewon","year":"2014","unstructured":"Jaewon Lee, Hanhwi Jang, and Jangwoo Kim. 2014. RpStacks: Fast and Accurate Processor Design Space Exploration Using Representative Stall-event Stacks. In IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 255\u2013267."},{"key":"e_1_3_2_1_37_1","volume-title":"Efficient Design Space Exploration Via Statistical Sampling and AdaBoost Learning. In ACM\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136.","author":"Li Dandan","year":"2016","unstructured":"Dandan Li, Shuzhen Yao, Yu-Hang Liu, Senzhang Wang, and Xian-He Sun. 2016. Efficient Design Space Exploration Via Statistical Sampling and AdaBoost Learning. In ACM\/IEEE Design Automation Conference (DAC). IEEE, 1\u20136."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_39_1","volume-title":"The GEM5 Simulator: Version 20.0+. arXiv preprint arXiv:2007.03152","author":"Lowe-Power Jason","year":"2020","unstructured":"Jason Lowe-Power, Abdul\u00a0Mutaal Ahmad, Ayaz Akram, Mohammad Alian, Rico Amslinger, Matteo Andreozzi, Adri\u00e0 Armejach, Nils Asmussen, Brad Beckmann, Srikant Bharadwaj, 2020. The GEM5 Simulator: Version 20.0+. arXiv preprint arXiv:2007.03152 (2020)."},{"key":"e_1_3_2_1_40_1","volume-title":"Environment for PowerPC Microarchitecture Exploration. IEEE\/ACM International Symposium on Microarchitecture (MICRO) 19","author":"Moudgill Mayan","year":"1999","unstructured":"Mayan Moudgill, J-D Wellman, and Jaime\u00a0H Moreno. 1999. Environment for PowerPC Microarchitecture Exploration. IEEE\/ACM International Symposium on Microarchitecture (MICRO) 19, 3 (1999), 15\u201325."},{"key":"e_1_3_2_1_41_1","volume-title":"IEEE\/ACM International Symposium on Computer Architecture (ISCA). IEEE, 57\u201370","author":"Naffziger Samuel","year":"2021","unstructured":"Samuel Naffziger, Noah Beck, Thomas Burd, Kevin Lepak, Gabriel\u00a0H Loh, Mahesh Subramony, and Sean White. 2021. Pioneering Chiplet Technology and Design for the AMD EPYC\u2122 and Ryzen\u2122 Processor Families: Industrial Product. In IEEE\/ACM International Symposium on Computer Architecture (ISCA). IEEE, 57\u201370."},{"key":"e_1_3_2_1_42_1","volume-title":"Critical Path Analysis of the TRIPS Architecture. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 37\u201347","author":"Nagarajan Ramadass","year":"2006","unstructured":"Ramadass Nagarajan, Xia Chen, Robert\u00a0G McDonald, Doug Burger, and Stephen\u00a0W Keckler. 2006. Critical Path Analysis of the TRIPS Architecture. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 37\u201347."},{"key":"e_1_3_2_1_43_1","volume-title":"Theoretical Modeling of Superscalar Processor Performance. In IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE.","author":"Noonburg B","year":"1994","unstructured":"Derek\u00a0B Noonburg and John\u00a0P Shen. 1994. Theoretical Modeling of Superscalar Processor Performance. In IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2476801"},{"key":"e_1_3_2_1_45_1","volume-title":"Analyzing Behavior Specialized Acceleration. ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) 51","author":"Nowatzki Tony","year":"2016","unstructured":"Tony Nowatzki and Karthikeyan Sankaralingam. 2016. Analyzing Behavior Specialized Acceleration. ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) 51, 4 (2016), 697\u2013711."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028681"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781076"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.214687"},{"key":"e_1_3_2_1_49_1","volume-title":"The Peter Principle. Vol.\u00a04","author":"Peter J","unstructured":"Laurence\u00a0J Peter, Raymond Hull, 1969. The Peter Principle. Vol.\u00a04. Souvenir Press London."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749749"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2008.2005605"},{"key":"e_1_3_2_1_52_1","volume-title":"The Boosting Approach to Machine Learning: An Overview. Nonlinear estimation and classification","author":"Schapire E","year":"2003","unstructured":"Robert\u00a0E Schapire. 2003. The Boosting Approach to Machine Learning: An Overview. Nonlinear estimation and classification (2003), 149\u2013171."},{"key":"e_1_3_2_1_53_1","volume-title":"Pareto Frontier Learning with Expensive Correlated Objectives. In International Conference on Machine Learning (ICML). PMLR","author":"Shah Amar","year":"2016","unstructured":"Amar Shah and Zoubin Ghahramani. 2016. Pareto Frontier Learning with Expensive Correlated Objectives. In International Conference on Machine Learning (ICML). PMLR, 1919\u20131927."},{"key":"e_1_3_2_1_54_1","volume-title":"An Improved Boosting Scheme for Regression. Neural computation 18, 7","author":"Shrestha L","year":"2006","unstructured":"Durga\u00a0L Shrestha and Dimitri\u00a0P Solomatine. 2006. Experiments with AdaBoost. RT, An Improved Boosting Scheme for Regression. Neural computation 18, 7 (2006), 1678\u20131710."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000109"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2684813"},{"key":"e_1_3_2_1_57_1","volume-title":"Visualizing Data Using t-SNE.Journal of Machine Learning Research (JMLR) 9, 11","author":"Maaten Laurens Van\u00a0der","year":"2008","unstructured":"Laurens Van\u00a0der Maaten and Geoffrey Hinton. 2008. Visualizing Data Using t-SNE.Journal of Machine Learning Research (JMLR) 9, 11 (2008)."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2020.2978386"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183546"},{"key":"e_1_3_2_1_61_1","volume-title":"Active Learning Via Transductive Experimental Design. In International Conference on Machine Learning (ICML). 1081\u20131088","author":"Yu Kai","year":"2006","unstructured":"Kai Yu, Jinbo Bi, and Volker Tresp. 2006. Active Learning Via Transductive Experimental Design. In International Conference on Machine Learning (ICML). 1081\u20131088."}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614289","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3614289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T19:19:48Z","timestamp":1755890388000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614289"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":61,"alternative-id":["10.1145\/3613424.3614289","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3614289","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}