{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T12:35:05Z","timestamp":1784032505145,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"National Science Foundation of China","award":["T2293701,T2293701"],"award-info":[{"award-number":["T2293701,T2293701"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3614301","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"180-193","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Khronos: Fusing Memory Access for Improved Hardware RTL Simulation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7635-3425","authenticated-orcid":false,"given":"Kexing","family":"Zhou","sequence":"first","affiliation":[{"name":"Peking University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9076-7998","authenticated-orcid":false,"given":"Yun","family":"Liang","sequence":"additional","affiliation":[{"name":"Peking University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7514-0767","authenticated-orcid":false,"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7545-0987","authenticated-orcid":false,"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. CIRCT:Circuit IR Compilers and Tools. https:\/\/circt.llvm.org\/  [n. d.]. CIRCT:Circuit IR Compilers and Tools. https:\/\/circt.llvm.org\/"},{"key":"e_1_3_2_1_2_1","unstructured":"[n. d.]. ModelSim HDL simulator: Siemens Digital Industries Software. https:\/\/eda.sw.siemens.com\/en-US\/ic\/modelsim\/  [n. d.]. ModelSim HDL simulator: Siemens Digital Industries Software. https:\/\/eda.sw.siemens.com\/en-US\/ic\/modelsim\/"},{"key":"e_1_3_2_1_3_1","unstructured":"[n. d.]. VCS Functional Verification Solution: Synopsys Verification. https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html  [n. d.]. VCS Functional Verification Solution: Synopsys Verification. https:\/\/www.synopsys.com\/verification\/simulation\/vcs.html"},{"key":"e_1_3_2_1_4_1","unstructured":"[n. d.]. Vivado Logic Simulation: AMD Xilinx. https:\/\/docs.xilinx.com\/r\/en-US\/ug900-vivado-logic-simulation  [n. d.]. Vivado Logic Simulation: AMD Xilinx. https:\/\/docs.xilinx.com\/r\/en-US\/ug900-vivado-logic-simulation"},{"key":"e_1_3_2_1_5_1","unstructured":"[n. d.]. Xcelium Logic Simulator: Cadence. https:\/\/www.cadence.com\/ko_KR\/home\/tools\/system-design-and-verification\/simulation-and-testbench-verification\/xcelium-simulator.html  [n. d.]. Xcelium Logic Simulator: Cadence. https:\/\/www.cadence.com\/ko_KR\/home\/tools\/system-design-and-verification\/simulation-and-testbench-verification\/xcelium-simulator.html"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2018.8299595"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/3437539.3437655"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293918"},{"key":"e_1_3_2_1_13_1","volume-title":"Introduction to Algorithms","author":"Cormen H.","unstructured":"Thomas\u00a0 H. Cormen , Charles\u00a0 E. Leiserson , Ronald\u00a0 L. Rivest , and Clifford Stein . 2009. Introduction to Algorithms , Third Edition (3 rd ed.). The MIT Press . Thomas\u00a0H. Cormen, Charles\u00a0E. Leiserson, Ronald\u00a0L. Rivest, and Clifford Stein. 2009. Introduction to Algorithms, Third Edition (3rd ed.). The MIT Press.","edition":"3"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the 30th International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol.\u00a028)","author":"Jaggi Martin","year":"2013","unstructured":"Martin Jaggi . 2013 . Revisiting Frank-Wolfe: Projection-Free Sparse Convex Optimization . In Proceedings of the 30th International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol.\u00a028) , Sanjoy Dasgupta and David McAllester (Eds.). PMLR, Atlanta, Georgia, USA, 427\u2013435. https:\/\/proceedings.mlr.press\/v28\/jaggi13.html Martin Jaggi. 2013. Revisiting Frank-Wolfe: Projection-Free Sparse Convex Optimization. In Proceedings of the 30th International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol.\u00a028), Sanjoy Dasgupta and David McAllester (Eds.). PMLR, Atlanta, Georgia, USA, 427\u2013435. https:\/\/proceedings.mlr.press\/v28\/jaggi13.html"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586329"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530411"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465576"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2997638"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2910175"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.21"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1080\/10556788.2014.895828"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582019"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3545008.3545091"},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the 60th ACM\/IEEE Design Automation Conference","author":"Luo Zizhang","year":"2023","unstructured":"Zizhang Luo , Liqiang Lu , Size Zheng , Jieming Yin , Jason Cong , Jianwei Yin , and Yun Liang . 2023 . Rubick: A Synthesis Framework For Spatial Architectures via Dataflow Decomposition . In Proceedings of the 60th ACM\/IEEE Design Automation Conference ( San Francisco, California) (DAC \u201923). Zizhang Luo, Liqiang Lu, Size Zheng, Jieming Yin, Jason Cong, Jianwei Yin, and Yun Liang. 2023. Rubick: A Synthesis Framework For Spatial Architectures via Dataflow Decomposition. In Proceedings of the 60th ACM\/IEEE Design Automation Conference (San Francisco, California) (DAC \u201923)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942087"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02614365"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105404"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00015"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2013.38"},{"key":"e_1_3_2_1_34_1","volume-title":"EDA for IC System Design, Verification, and Testing (Electronic Design Automation for Integrated Circuits Handbook)","author":"Scheffer Louis","unstructured":"Louis Scheffer , Luciano Lavagno , and Grant Martin . 2006. EDA for IC System Design, Verification, and Testing (Electronic Design Automation for Integrated Circuits Handbook) . CRC Press, Inc. , USA. Louis Scheffer, Luciano Lavagno, and Grant Martin. 2006. EDA for IC System Design, Verification, and Testing (Electronic Design Automation for Integrated Circuits Handbook). CRC Press, Inc., USA."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386024"},{"key":"e_1_3_2_1_36_1","unstructured":"Anish Singhani. [n. d.]. Cryptography accelerator core (for AES128\/AES256 and SHA256) designed in CHISEL3 primarily targeting ASIC platforms.https:\/\/github.com\/asinghani\/crypto-accelerator  Anish Singhani. [n. d.]. Cryptography accelerator core (for AES128\/AES256 and SHA256) designed in CHISEL3 primarily targeting ASIC platforms.https:\/\/github.com\/asinghani\/crypto-accelerator"},{"key":"e_1_3_2_1_37_1","unstructured":"Wilson Snyder. [n. d.]. Verilator. https:\/\/www.veripool.org\/verilator\/  Wilson Snyder. [n. d.]. Verilator. https:\/\/www.veripool.org\/verilator\/"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/XLOOP54565.2021.00007"},{"key":"e_1_3_2_1_39_1","unstructured":"ucb bar. [n. d.]. riscv-mini: Simple RISC-V 3-stage Pipeline in Chisel. https:\/\/github.com\/ucb-bar\/riscv-mini  ucb bar. [n. d.]. riscv-mini: Simple RISC-V 3-stage Pipeline in Chisel. https:\/\/github.com\/ucb-bar\/riscv-mini"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2009.5185393"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228382"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582034"},{"key":"e_1_3_2_1_43_1","volume-title":"Electronic Design Automation: Synthesis, Verification, and Test","author":"Wang Laung-Terng","unstructured":"Laung-Terng Wang , Yao-Wen Chang , and Kwang-Ting\u00a0(Tim) Cheng. 2009. Electronic Design Automation: Synthesis, Verification, and Test . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. Laung-Terng Wang, Yao-Wen Chang, and Kwang-Ting\u00a0(Tim) Cheng. 2009. Electronic Design Automation: Synthesis, Verification, and Test. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_1_44_1","volume-title":"Yosys-A Free Verilog Synthesis Suite. In The 21st Austrian Workshop on Microelectronics (Austrochip). https:\/\/yosyshq.net\/yosys\/","author":"Wolf Clifford","year":"2013","unstructured":"Clifford Wolf , Johann Glaser , and Johannes Kepler . 2013 . Yosys-A Free Verilog Synthesis Suite. In The 21st Austrian Workshop on Microelectronics (Austrochip). https:\/\/yosyshq.net\/yosys\/ Clifford Wolf, Johann Glaser, and Johannes Kepler. 2013. Yosys-A Free Verilog Synthesis Suite. In The 21st Austrian Workshop on Microelectronics (Austrochip). https:\/\/yosyshq.net\/yosys\/"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00080"}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614301","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3614301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:30Z","timestamp":1750178190000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614301"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":44,"alternative-id":["10.1145\/3613424.3614301","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3614301","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}