{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T00:01:42Z","timestamp":1775692902366,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":87,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3614304","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"957-971","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Impact of Voltage Scaling on Soft Errors Susceptibility of Multicore Server CPUs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8849-8074","authenticated-orcid":false,"given":"Dimitris","family":"Agiakatsikas","sequence":"first","affiliation":[{"name":"Department of Informatics, University of Piraeus, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3772-5019","authenticated-orcid":false,"given":"George","family":"Papadimitriou","sequence":"additional","affiliation":[{"name":"Department of Informatics and Telecommunications, University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5496-2430","authenticated-orcid":false,"given":"Vasileios","family":"Karakostas","sequence":"additional","affiliation":[{"name":"Department of Informatics and Telecommunications, University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1613-9061","authenticated-orcid":false,"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[{"name":"Department of Informatics and Telecommunications, University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5359-619X","authenticated-orcid":false,"given":"Mihalis","family":"Psarakis","sequence":"additional","affiliation":[{"name":"Department of Informatics, University of Piraeus, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2368-2617","authenticated-orcid":false,"given":"Camille","family":"Belanger-Champagne","sequence":"additional","affiliation":[{"name":"TRIUMF, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4676-9646","authenticated-orcid":false,"given":"Ewart","family":"Blackmore","sequence":"additional","affiliation":[{"name":"TRIUMF, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2011. TSMC\u2019s 28nm Technology. https:\/\/www.tsmc.com\/english\/dedicatedFoundry\/technology\/logic\/l_28nm Accessed: 2023-04-25.  2011. TSMC\u2019s 28nm Technology. https:\/\/www.tsmc.com\/english\/dedicatedFoundry\/technology\/logic\/l_28nm Accessed: 2023-04-25."},{"key":"e_1_3_2_1_2_1","unstructured":"2017. The Linux Kernel Documentation Error Detection And Correction (EDAC) Devices. https:\/\/www.kernel.org\/doc\/html\/v4.11\/driver-api\/edac.html. Accessed: 2023-04-25.  2017. The Linux Kernel Documentation Error Detection And Correction (EDAC) Devices. https:\/\/www.kernel.org\/doc\/html\/v4.11\/driver-api\/edac.html. Accessed: 2023-04-25."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000118"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749758"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485948"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.54"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764554"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2003.1281368"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2884148"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS51385.2021.00040"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3128501"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS51355.2021.9459127"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3403956"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.50"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.50"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00018"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/vts.2017.7928940"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9042036"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00020"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028901"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3109984.3110008"},{"key":"e_1_3_2_1_25_1","unstructured":"Harish\u00a0Dattatraya Dixit Sneha Pendharkar Matt Beadon Chris Mason Tejasvi Chakravarthy Bharath Muthiah and Sriram Sankar. 2021. Silent Data Corruptions at Scale. https:\/\/arxiv.org\/abs\/2102.11245  Harish\u00a0Dattatraya Dixit Sneha Pendharkar Matt Beadon Chris Mason Tejasvi Chakravarthy Bharath Muthiah and Sriram Sankar. 2021. Silent Data Corruptions at Scale. https:\/\/arxiv.org\/abs\/2102.11245"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20943-2_1"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.61"},{"key":"e_1_3_2_1_28_1","unstructured":"European Space Components Coordination (ESCC). 2014. Single event effects test method and guidelines ESCC Basic Specification No. 25100.  European Space Components Coordination (ESCC). 2014. Single event effects test method and guidelines ESCC Basic Specification No. 25100."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2008.4736624"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2018.00015"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/dsn.2010.5544276"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854386"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465297"},{"key":"e_1_3_2_1_35_1","volume-title":"October","author":"JEDEC Solid State Technology Association","year":"2006","unstructured":"JEDEC Solid State Technology Association . 2021. Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices (JESD89B - Revision of JESD89A , October 2006 ). https:\/\/www.jedec.org\/system\/files\/docs\/JESD89B.pdf JEDEC Solid State Technology Association. 2021. Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices (JESD89B - Revision of JESD89A, October 2006). https:\/\/www.jedec.org\/system\/files\/docs\/JESD89B.pdf"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2798604"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342175"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.07.100"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2020.3045195"},{"key":"e_1_3_2_1_40_1","volume-title":"2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1\u201311","author":"Lefurgy R.","year":"2011","unstructured":"Charles\u00a0 R. Lefurgy , Alan\u00a0 J. Drake , Michael\u00a0 S. Floyd , Malcolm\u00a0 S. Allen-Ware , Bishop Brock , Jose\u00a0 A. Tierno , and John\u00a0 B. Carter . 2011 . Active management of timing guardband to save energy in POWER7 . In 2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1\u201311 . Charles\u00a0R. Lefurgy, Alan\u00a0J. Drake, Michael\u00a0S. Floyd, Malcolm\u00a0S. Allen-Ware, Bishop Brock, Jose\u00a0A. Tierno, and John\u00a0B. Carter. 2011. Active management of timing guardband to save energy in POWER7. In 2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1\u201311."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830811"},{"key":"e_1_3_2_1_42_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe","author":"Leveugle R.","unstructured":"R. Leveugle , A. Calvez , P. Maistri , and P. Vanhauwaert . 2009. Statistical Fault Injection: Quantified Error and Confidence . In Proceedings of the Conference on Design, Automation and Test in Europe ( Nice, France) (DATE \u201909). European Design and Automation Association, Leuven, BEL, 502\u2013506. R. Leveugle, A. Calvez, P. Maistri, and P. Vanhauwaert. 2009. Statistical Fault Injection: Quantified Error and Confidence. In Proceedings of the Conference on Design, Automation and Test in Europe (Nice, France) (DATE \u201909). European Design and Automation Association, Leuven, BEL, 502\u2013506."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458658"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2014.2382593"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956570"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TDMR.2005.858334","article-title":"Chip-level soft error estimation method","volume":"5","author":"Nguyen T.","year":"2005","unstructured":"H.\u00a0 T. Nguyen , Y. Yagil , N. Seifert , and M. Reitsma . 2005 . Chip-level soft error estimation method . IEEE Transactions on Device and Materials Reliability 5 , 3 (Sept 2005), 365\u2013381. H.\u00a0T. Nguyen, Y. Yagil, N. Seifert, and M. Reitsma. 2005. Chip-level soft error estimation method. IEEE Transactions on Device and Materials Reliability 5, 3 (Sept 2005), 365\u2013381.","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"e_1_3_2_1_48_1","unstructured":"Che Pan. 2021. TSMC says Nanjing wafer fab expansion plans on track as second quarter revenue surges 28 per cent. https:\/\/www.scmp.com\/tech\/tech-trends\/article\/3141240\/tsmc-says-nanjing-wafer-fab-expansion-plans-track-second-quarter?module=perpetual_scroll_0&pgtype=article&campaign=3141240 Accessed: 2023-04-25.  Che Pan. 2021. TSMC says Nanjing wafer fab expansion plans on track as second quarter revenue surges 28 per cent. https:\/\/www.scmp.com\/tech\/tech-trends\/article\/3141240\/tsmc-says-nanjing-wafer-fab-expansion-plans-track-second-quarter?module=perpetual_scroll_0&pgtype=article&campaign=3141240 Accessed: 2023-04-25."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00033"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2020.2989813"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00014"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC53511.2021.00021"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00075"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2022.3205808"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3285094"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS59296.2023.10224870"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124537"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046198"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575314"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341526"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/latw.2016.7483359"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/dft.2015.7315164"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2513384"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581266"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2261317"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2001.922911"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.805402"},{"key":"e_1_3_2_1_68_1","unstructured":"A. Shah. [n. d.]. Chip manufacturers are going back to the future for automotive silicon. https:\/\/www.theregister.com\/2021\/10\/19\/chip_manufacturer_chips\/ Accessed: 2023-04-25.  A. Shah. [n. d.]. Chip manufacturers are going back to the future for automotive silicon. https:\/\/www.theregister.com\/2021\/10\/19\/chip_manufacturer_chips\/ Accessed: 2023-04-25."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS56346.2023.10139970"},{"key":"e_1_3_2_1_70_1","volume-title":"Proceedings of the 37th Annual International Symposium on Computer Architecture (Saint-Malo, France) (ISCA \u201910)","author":"Sridharan Vilas","year":"2010","unstructured":"Vilas Sridharan and David\u00a0 R. Kaeli . 2010 . Using Hardware Vulnerability Factors to Enhance AVF Analysis . In Proceedings of the 37th Annual International Symposium on Computer Architecture (Saint-Malo, France) (ISCA \u201910) . ACM, New York, NY, USA, 461\u2013472. http:\/\/doi.acm.org\/10.1145\/ 1815961.1816023 Vilas Sridharan and David\u00a0R. Kaeli. 2010. Using Hardware Vulnerability Factors to Enhance AVF Analysis. In Proceedings of the 37th Annual International Symposium on Computer Architecture (Saint-Malo, France) (ISCA \u201910). ACM, New York, NY, USA, 461\u2013472. http:\/\/doi.acm.org\/10.1145\/1815961.1816023"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.106"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.13140\/RG.2.2.11629.46566"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2014.6997398"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2018.00013"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC53511.2021.00022"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250719"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815973"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382139"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751877"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000460"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.05.004"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382539"},{"key":"e_1_3_2_1_85_1","volume-title":"Trends and Challenges: A Guide for Designing with Memory ICs","author":"Ziegler F","unstructured":"James\u00a0 F Ziegler and Helmut Puchner . 2010. SER\u2013history , Trends and Challenges: A Guide for Designing with Memory ICs . Cypress . James\u00a0F Ziegler and Helmut Puchner. 2010. SER\u2013history, Trends and Challenges: A Guide for Designing with Memory ICs. Cypress."},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231015"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830824"}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614304","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3614304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:30Z","timestamp":1750178190000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3614304"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":87,"alternative-id":["10.1145\/3613424.3614304","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3614304","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}