{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T21:32:52Z","timestamp":1774474372057,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":58,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"Swedish Foundation for Strategic Research","award":["FUS21-0067"],"award-info":[{"award-number":["FUS21-0067"]}]},{"DOI":"10.13039\/100006112","name":"Microsoft Research","doi-asserted-by":"publisher","award":["2021-020"],"award-info":[{"award-number":["2021-020"]}],"id":[{"id":"10.13039\/100006112","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001858","name":"Vinnova","doi-asserted-by":"publisher","award":["021-02422"],"award-info":[{"award-number":["021-02422"]}],"id":[{"id":"10.13039\/501100001858","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004359","name":"Vetenskapsr\u00e5det","doi-asserted-by":"publisher","award":["2018-05254"],"award-info":[{"award-number":["2018-05254"]}],"id":[{"id":"10.13039\/501100004359","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3623770","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"828-842","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["ReCon: Efficient Detection, Management, and Use of Non-Speculative Information Leakage"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6602-1988","authenticated-orcid":false,"given":"Pavlos","family":"Aimoniotis","sequence":"first","affiliation":[{"name":"Uppsala University, Sweden"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7112-865X","authenticated-orcid":false,"given":"Amund Bergland","family":"Kvalsvik","sequence":"additional","affiliation":[{"name":"Norwegian University of Science and Technology, Norway"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0727-3023","authenticated-orcid":false,"given":"Xiaoyue","family":"Chen","sequence":"additional","affiliation":[{"name":"Uppsala University, Sweden"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4232-6976","authenticated-orcid":false,"given":"Magnus","family":"Sj\u00e4lander","sequence":"additional","affiliation":[{"name":"Norwegian University of Science and Technology, Norway"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8267-0232","authenticated-orcid":false,"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[{"name":"Uppsala University, Sweden"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/SEED55351.2022.00012"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3123408"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480074"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00022"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.73"},{"key":"e_1_3_2_1_7_1","unstructured":"AMD 2023. AMD Zen 3 Microarchitecture. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen_3  AMD 2023. AMD Zen 3 Microarchitecture. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen_3"},{"key":"e_1_3_2_1_8_1","unstructured":"AMD 2023. AMD Zen 4 Microarchitecture. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen_4  AMD 2023. AMD Zen 4 Microarchitecture. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen_4"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446708"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363194"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2301.10618"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480068"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"e_1_3_2_1_16_1","volume-title":"SPEC CPU2006 Benchmark Suite. http:\/\/www.specbench.org\/cpu2006\/","author":"Standard Performance\u00a0Evaluation Corporation","year":"2006","unstructured":"Standard Performance\u00a0Evaluation Corporation . 2006 . SPEC CPU2006 Benchmark Suite. http:\/\/www.specbench.org\/cpu2006\/ Standard Performance\u00a0Evaluation Corporation. 2006. SPEC CPU2006 Benchmark Suite. http:\/\/www.specbench.org\/cpu2006\/"},{"key":"e_1_3_2_1_17_1","volume-title":"SPEC CPU2017 Benchmark Suite. http:\/\/www.specbench.org\/cpu2017\/","author":"Standard Performance\u00a0Evaluation Corporation","year":"2017","unstructured":"Standard Performance\u00a0Evaluation Corporation . 2017 . SPEC CPU2017 Benchmark Suite. http:\/\/www.specbench.org\/cpu2017\/ Standard Performance\u00a0Evaluation Corporation. 2017. SPEC CPU2017 Benchmark Suite. http:\/\/www.specbench.org\/cpu2017\/"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179368"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.48550\/arXiv.2210.14324"},{"key":"e_1_3_2_1_20_1","unstructured":"Intel 2022. Guidelines for Mitigating Timing Side Channels Against Cryptographic Implementations. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/secure-coding\/mitigate-timing-side-channel-crypto-implementation.html  Intel 2022. Guidelines for Mitigating Timing Side Channels Against Cryptographic Implementations. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/secure-coding\/mitigate-timing-side-channel-crypto-implementation.html"},{"key":"e_1_3_2_1_21_1","unstructured":"Intel 2023. Intel Skylake Microarchitecture. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(client)  Intel 2023. Intel Skylake Microarchitecture. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(client)"},{"key":"e_1_3_2_1_22_1","unstructured":"jannh@google.com. 2018. Issue 1528: speculative execution variant 4: speculative store bypass - project-zero. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528  jannh@google.com. 2018. Issue 1528: speculative execution variant 4: speculative store bypass - project-zero. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528"},{"key":"e_1_3_2_1_23_1","volume-title":"Speculative Buffer Overflows: Attacks and Defenses. arXiv preprint arXiv:1807.03757 (July","author":"Kiriansky Vladimir","year":"2018","unstructured":"Vladimir Kiriansky and Carl Waldspurger . 2018. Speculative Buffer Overflows: Attacks and Defenses. arXiv preprint arXiv:1807.03757 (July 2018 ). arxiv:1807.03757\u00a0[cs] http:\/\/arxiv.org\/abs\/1807.03757 Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative Buffer Overflows: Attacks and Defenses. arXiv preprint arXiv:1807.03757 (July 2018). arxiv:1807.03757\u00a0[cs] http:\/\/arxiv.org\/abs\/1807.03757"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the USENIX Workshop on Offensive Technologies. https:\/\/www.usenix.org\/conference\/woot18\/presentation\/koruyeh","author":"Koruyeh Esmaeil\u00a0Mohammadian","year":"2018","unstructured":"Esmaeil\u00a0Mohammadian Koruyeh , Khaled\u00a0 N. Khasawneh , Chengyu Song , and Nael Abu-Ghazaleh . 2018 . Spectre Returns! Speculation Attacks using the Return Stack Buffer . In Proceedings of the USENIX Workshop on Offensive Technologies. https:\/\/www.usenix.org\/conference\/woot18\/presentation\/koruyeh Esmaeil\u00a0Mohammadian Koruyeh, Khaled\u00a0N. Khasawneh, Chengyu Song, and Nael Abu-Ghazaleh. 2018. Spectre Returns! Speculation Attacks using the Return Stack Buffer. In Proceedings of the USENIX Workshop on Offensive Technologies. https:\/\/www.usenix.org\/conference\/woot18\/presentation\/koruyeh"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589088"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00016"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00043"},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of the USENIX Security Symposium.","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , Yuval Yarom , and Mike Hamburg . 2018 . Meltdown: Reading Kernel Memory from User Space . In Proceedings of the USENIX Security Symposium. Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In Proceedings of the USENIX Security Symposium."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"key":"e_1_3_2_1_31_1","volume-title":"Memory Dependence Prediction. Ph.\u00a0D. Dissertation","author":"Moshovos Andreas\u00a0Ioannis","unstructured":"Andreas\u00a0Ioannis Moshovos . 1998. Memory Dependence Prediction. Ph.\u00a0D. Dissertation . University of Wisconsin. Andreas\u00a0Ioannis Moshovos. 1998. Memory Dependence Prediction. Ph.\u00a0D. Dissertation. University of Wisconsin."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527429"},{"key":"e_1_3_2_1_33_1","unstructured":"Red Hat) 2022. Simultaneous Multithreading in Red Hat Enterprise Linux. https:\/\/access.redhat.com\/solutions\/rhel-smt  Red Hat) 2022. Simultaneous Multithreading in Red Hat Enterprise Linux. https:\/\/access.redhat.com\/solutions\/rhel-smt"},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of the IEEE Symposium on Security and Privacy. 1661\u20131678","author":"Reis Charles","year":"2019","unstructured":"Charles Reis , Alexander Moshchuk , and Nasko Oskov . 2019 . Site Isolation: Process Separation for Web Sites within the Browser . In Proceedings of the IEEE Symposium on Security and Privacy. 1661\u20131678 . https:\/\/www.usenix.org\/conference\/usenixsecurity19\/presentation\/reis Charles Reis, Alexander Moshchuk, and Nasko Oskov. 2019. Site Isolation: Process Separation for Web Sites within the Browser. In Proceedings of the IEEE Symposium on Security and Privacy. 1661\u20131678. https:\/\/www.usenix.org\/conference\/usenixsecurity19\/presentation\/reis"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00036"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080220"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358314"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3310273.3321558"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322216"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3014456"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-17146-8_9"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1037187.1024404"},{"key":"e_1_3_2_1_46_1","volume-title":"Proceedings of the USENIX Security Symposium. 3165\u20133182","author":"Taram Mohammadkazem","year":"2022","unstructured":"Mohammadkazem Taram , Xida Ren , Ashish Venkat , and Dean Tullsen . 2022 . SecSMT: Securing SMT Processors against Contention-Based Covert Channels . In Proceedings of the USENIX Security Symposium. 3165\u20133182 . https:\/\/www.usenix.org\/conference\/usenixsecurity22\/presentation\/taram Mohammadkazem Taram, Xida Ren, Ashish Venkat, and Dean Tullsen. 2022. SecSMT: Securing SMT Processors against Contention-Based Covert Channels. In Proceedings of the USENIX Security Symposium. 3165\u20133182. https:\/\/www.usenix.org\/conference\/usenixsecurity22\/presentation\/taram"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304060"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414640"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3093337.3037719"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833570"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358306"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"e_1_3_2_1_54_1","volume-title":"Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing. Cryptology ePrint Archive","author":"Yu Jiyong","year":"2018","unstructured":"Jiyong Yu , Lucas Hsiung , Mohamad\u00a0El Hajj , and Christopher\u00a0 W. Fletcher . 2018. Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing. Cryptology ePrint Archive ( 2018 ). https:\/\/eprint.iacr.org\/2018\/808 Jiyong Yu, Lucas Hsiung, Mohamad\u00a0El Hajj, and Christopher\u00a0W. Fletcher. 2018. Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing. Cryptology ePrint Archive (2018). https:\/\/eprint.iacr.org\/2018\/808"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00064"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358274"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507724"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00094"}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3623770","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3623770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:30Z","timestamp":1750178190000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3623770"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":58,"alternative-id":["10.1145\/3613424.3623770","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3623770","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}