{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:04Z","timestamp":1772725504723,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":103,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["2200831"],"award-info":[{"award-number":["2200831"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3623778","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"784-799","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Affinity Alloc: Taming Not-So Near-Data Computing"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2366-4267","authenticated-orcid":false,"given":"Zhengrong","family":"Wang","sequence":"first","affiliation":[{"name":"Univerisity of California, Los Angeles, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0917-6358","authenticated-orcid":false,"given":"Christopher","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6301-714X","authenticated-orcid":false,"given":"Nathan","family":"Beckmann","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8483-3824","authenticated-orcid":false,"given":"Tony","family":"Nowatzki","sequence":"additional","affiliation":[{"name":"University of California, Los Angeles, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2023. AMD EPYC 7773X. https:\/\/www.amd.com\/en\/products\/cpu\/amd-epyc-7773x  2023. AMD EPYC 7773X. https:\/\/www.amd.com\/en\/products\/cpu\/amd-epyc-7773x"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378454"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575713"},{"key":"e_1_3_2_1_4_1","volume-title":"2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA). IEEE, 336\u2013348","author":"Ahn Junwhan","year":"2015","unstructured":"Junwhan Ahn , Sungjoo Yoo , Onur Mutlu , and Kiyoung Choi . 2015 . PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture . In 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA). IEEE, 336\u2013348 . Junwhan Ahn, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi. 2015. PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture. In 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA). IEEE, 336\u2013348."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2576195.2576198"},{"key":"e_1_3_2_1_6_1","volume-title":"FAFNIR: Accelerating Sparse Gathering by Using Efficient Near-Memory Intelligent Reduction. In HPCA.","author":"Asgari Bahar","year":"2021","unstructured":"Bahar Asgari , Ramyad Hadidi , Jiashen Cao , Da\u00a0Eun Shim , Sung-Kyu Lim , and Hyesoon Kim . 2021 . FAFNIR: Accelerating Sparse Gathering by Using Efficient Near-Memory Intelligent Reduction. In HPCA. Bahar Asgari, Ramyad Hadidi, Jiashen Cao, Da\u00a0Eun Shim, Sung-Kyu Lim, and Hyesoon Kim. 2021. FAFNIR: Accelerating Sparse Gathering by Using Efficient Near-Memory Intelligent Reduction. In HPCA."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798260"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00053"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00083"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485943"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389013"},{"key":"e_1_3_2_1_13_1","unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2017. The GAP Benchmark Suite. arxiv:1508.03619\u00a0[cs.DC]  Scott Beamer Krste Asanovi\u0107 and David Patterson. 2017. The GAP Benchmark Suite. arxiv:1508.03619\u00a0[cs.DC]"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"e_1_3_2_1_16_1","volume-title":"Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques","author":"Beckmann Nathan","year":"2013","unstructured":"Nathan Beckmann and Daniel Sanchez . 2013 . Jigsaw: Scalable Software-defined Caches . In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques ( Edinburgh, Scotland, UK) (PACT \u201913). IEEE Press, Piscataway, NJ, USA, 213\u2013224. http:\/\/dl.acm.org\/citation.cfm?id=2523721.2523752 Nathan Beckmann and Daniel Sanchez. 2013. Jigsaw: Scalable Software-defined Caches. In Proceedings of the 22Nd International Conference on Parallel Architectures and Compilation Techniques (Edinburgh, Scotland, UK) (PACT \u201913). IEEE Press, Piscataway, NJ, USA, 213\u2013224. http:\/\/dl.acm.org\/citation.cfm?id=2523721.2523752"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056061"},{"key":"e_1_3_2_1_18_1","volume-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE, 538\u2013550","author":"Beckmann Nathan","year":"2015","unstructured":"Nathan Beckmann , Po-An Tsai , and Daniel Sanchez . 2015 . Scaling distributed cache hierarchies through computation and data co-scheduling . In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE, 538\u2013550 . Nathan Beckmann, Po-An Tsai, and Daniel Sanchez. 2015. Scaling distributed cache hierarchies through computation and data co-scheduling. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE, 538\u2013550."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480133"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00081"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798258"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253183"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00053"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507706"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358276"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527431"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080233"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303977"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3448016.3457263"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527432"},{"key":"e_1_3_2_1_35_1","volume-title":"2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 686\u2013698","author":"Fu Yaosheng","year":"2015","unstructured":"Yaosheng Fu , Tri\u00a0 M Nguyen , and David Wentzlaff . 2015 . Coherence domain restriction on large scale systems . In 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 686\u2013698 . Yaosheng Fu, Tri\u00a0M Nguyen, and David Wentzlaff. 2015. Coherence domain restriction on large scale systems. In 2015 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 686\u2013698."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00068"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555779"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967958"},{"key":"e_1_3_2_1_41_1","volume-title":"2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). IEEE Computer Society.","author":"Hsieh Kevin","year":"2016","unstructured":"Kevin Hsieh , Eiman Ebrahim , Gwangsun Kim , Niladrish Chatterjee , Mike O\u2019Connor , Nandita Vijaykumar , Onur Mutlu , and Stephen\u00a0 W Keckler . 2016 . Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems . In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). IEEE Computer Society. Kevin Hsieh, Eiman Ebrahim, Gwangsun Kim, Niladrish Chatterjee, Mike O\u2019Connor, Nandita Vijaykumar, Onur Mutlu, and Stephen\u00a0W Keckler. 2016. Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems. In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). IEEE Computer Society."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"e_1_3_2_1_43_1","volume-title":"Active-Routing: Compute on the Way for Near-Data Processing. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 674\u2013686","author":"Huang Jiayi","year":"2019","unstructured":"Jiayi Huang , Ramprakash\u00a0Reddy Puli , Pritam Majumder , Sungkeun Kim , Rahul Boyapati , Ki\u00a0Hwan Yum , and Eun\u00a0Jung Kim . 2019 . Active-Routing: Compute on the Way for Near-Data Processing. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 674\u2013686 . Jiayi Huang, Ramprakash\u00a0Reddy Puli, Pritam Majumder, Sungkeun Kim, Rahul Boyapati, Ki\u00a0Hwan Yum, and Eun\u00a0Jung Kim. 2019. Active-Routing: Compute on the Way for Near-Data Processing. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 674\u2013686."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00039"},{"key":"e_1_3_2_1_45_1","volume-title":"TEGRA: Efficient Ad-Hoc Analytics on Evolving Graphs. In 18th USENIX Symposium on Networked Systems Design and Implementation (NSDI 21)","author":"Iyer Anand\u00a0Padmanabha","year":"2021","unstructured":"Anand\u00a0Padmanabha Iyer , Qifan Pu , Kishan Patel , Joseph\u00a0 E. Gonzalez , and Ion Stoica . 2021 . TEGRA: Efficient Ad-Hoc Analytics on Evolving Graphs. In 18th USENIX Symposium on Networked Systems Design and Implementation (NSDI 21) . USENIX Association, 337\u2013355. https:\/\/www.usenix.org\/conference\/nsdi21\/presentation\/iyer Anand\u00a0Padmanabha Iyer, Qifan Pu, Kishan Patel, Joseph\u00a0E. Gonzalez, and Ion Stoica. 2021. TEGRA: Efficient Ad-Hoc Analytics on Evolving Graphs. In 18th USENIX Symposium on Networked Systems Design and Implementation (NSDI 21). USENIX Association, 337\u2013355. https:\/\/www.usenix.org\/conference\/nsdi21\/presentation\/iyer"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2019.00110"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195644"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830777"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00026"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3447786.3456226"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.14"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3437801.3441600"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/3453483.3454069"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/635506.605420"},{"key":"e_1_3_2_1_56_1","article-title":"Neurocube: A programmable digital neuromorphic architecture with high-density 3D memory","volume":"44","author":"Kim Duckhwan","year":"2016","unstructured":"Duckhwan Kim , Jaeha Kung , Sek Chai , Sudhakar Yalamanchili , and Saibal Mukhopadhyay . 2016 . Neurocube: A programmable digital neuromorphic architecture with high-density 3D memory . ACM SIGARCH Computer Architecture News 44 , 3 (2016). Duckhwan Kim, Jaeha Kung, Sek Chai, Sudhakar Yalamanchili, and Saibal Mukhopadhyay. 2016. Neurocube: A programmable digital neuromorphic architecture with high-density 3D memory. ACM SIGARCH Computer Architecture News 44, 3 (2016).","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124553"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527402"},{"key":"e_1_3_2_1_59_1","unstructured":"Sheng Li Jung\u00a0Ho Ahn Richard\u00a0D. Strong Jay\u00a0B. Brockman Dean\u00a0M. Tullsen and Norman\u00a0P. Jouppi. [n. d.]. McPAT: an integrated power area and timing modeling framework for multicore and manycore architectures. In MICRO \u201909.  Sheng Li Jung\u00a0Ho Ahn Richard\u00a0D. Strong Jay\u00a0B. Brockman Dean\u00a0M. Tullsen and Norman\u00a0P. Jouppi. [n. d.]. McPAT: an integrated power area and timing modeling framework for multicore and manycore architectures. In MICRO \u201909."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00059"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00018"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378497"},{"key":"e_1_3_2_1_63_1","unstructured":"Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Srikant Bharadwaj Gabe Black Gedare Bloom Bobby\u00a0R. Bruce Daniel\u00a0Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali\u00a0Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy\u00a0M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena\u00a0E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew\u00a0D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas Zhengrong Wang Norbert Wehn Christian Weis David\u00a0A. Wood Hongil Yoon and \u00c9der F.\u00a0Zulian. 2020. The gem5 Simulator: Version 20.0+. In CoRR Vol.\u00a0abs\/2007.03152. https:\/\/arxiv.org\/abs\/2007.03152  Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Srikant Bharadwaj Gabe Black Gedare Bloom Bobby\u00a0R. Bruce Daniel\u00a0Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali\u00a0Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy\u00a0M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena\u00a0E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew\u00a0D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas Zhengrong Wang Norbert Wehn Christian Weis David\u00a0A. Wood Hongil Yoon and \u00c9der F.\u00a0Zulian. 2020. The gem5 Simulator: Version 20.0+. In CoRR Vol.\u00a0abs\/2007.03152. https:\/\/arxiv.org\/abs\/2007.03152"},{"key":"e_1_3_2_1_64_1","volume-title":"Proceedings of the 25th International Conference on Neural Information Processing Systems -","volume":"1","author":"McAuley Julian","year":"2012","unstructured":"Julian McAuley and Jure Leskovec . 2012 . Learning to Discover Social Circles in Ego Networks . In Proceedings of the 25th International Conference on Neural Information Processing Systems - Volume 1 (Lake Tahoe, Nevada) (NIPS\u201912). Curran Associates Inc., Red Hook, NY, USA, 539\u2013547. Julian McAuley and Jure Leskovec. 2012. Learning to Discover Social Circles in Ego Networks. In Proceedings of the 25th International Conference on Neural Information Processing Systems - Volume 1 (Lake Tahoe, Nevada) (NIPS\u201912). Curran Associates Inc., Red Hook, NY, USA, 539\u2013547."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416641"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872363"},{"key":"e_1_3_2_1_67_1","volume-title":"2017 IEEE International symposium on high performance computer architecture (HPCA). IEEE.","author":"Nai Lifeng","year":"2017","unstructured":"Lifeng Nai , Ramyad Hadidi , Jaewoong Sim , Hyojong Kim , Pranith Kumar , and Hyesoon Kim . 2017 . Graphpim: Enabling instruction-level pim offloading in graph computing frameworks . In 2017 IEEE International symposium on high performance computer architecture (HPCA). IEEE. Lifeng Nai, Ramyad Hadidi, Jaewoong Sim, Hyojong Kim, Pranith Kumar, and Hyesoon Kim. 2017. Graphpim: Enabling instruction-level pim offloading in graph computing frameworks. In 2017 IEEE International symposium on high performance computer architecture (HPCA). IEEE."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480048"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071026"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071089"},{"key":"e_1_3_2_1_73_1","unstructured":"Marcelo Orenes-Vera Esin Tureci David Wentzlaff and Margaret Martonosi. 2023. Massive Data-Centric Parallelism in the Chiplet Era. arxiv:2304.09389\u00a0[cs.DC]  Marcelo Orenes-Vera Esin Tureci David Wentzlaff and Margaret Martonosi. 2023. Massive Data-Centric Parallelism in the Chiplet Era. arxiv:2304.09389\u00a0[cs.DC]"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3448016.3457313"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322212"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527387"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00020"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00078"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/2755573.2755616"},{"key":"e_1_3_2_1_80_1","unstructured":"Benedek Rozemberczki and Rik Sarkar. 2021. Twitch Gamers: a Dataset for Evaluating Proximity Preserving and Structural Role-based Node Embeddings. arxiv:2101.03091\u00a0[cs.SI]  Benedek Rozemberczki and Rik Sarkar. 2021. Twitch Gamers: a Dataset for Evaluating Proximity Preserving and Structural Role-based Node Embeddings. arxiv:2101.03091\u00a0[cs.SI]"},{"key":"e_1_3_2_1_81_1","unstructured":"Karthik Sangaiah Michael Lui Ragh Kuttappa Baris Taskin and Mark Hempstead. [n. d.]. SnackNoC: Processing in the Communication Layer. ([n. d.]).  Karthik Sangaiah Michael Lui Ragh Kuttappa Baris Taskin and Mark Hempstead. [n. d.]. SnackNoC: Processing in the Communication Layer. ([n. d.])."},{"key":"e_1_3_2_1_82_1","volume-title":"Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores. arXiv preprint arXiv:1911.08356","author":"Schuiki Fabian","year":"2019","unstructured":"Fabian Schuiki , Florian Zaruba , Torsten Hoefler , and Luca Benini . 2019. Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores. arXiv preprint arXiv:1911.08356 ( 2019 ). Fabian Schuiki, Florian Zaruba, Torsten Hoefler, and Luca Benini. 2019. Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores. arXiv preprint arXiv:1911.08356 (2019)."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00061"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527380"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2882950"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.263"},{"key":"e_1_3_2_1_87_1","volume-title":"Proceedings of the 44th Annual International Symposium on Computer Architecture(ISCA \u201917)","author":"Subramanian Suvinay","year":"2017","unstructured":"Suvinay Subramanian , Mark\u00a0 C. Jeffrey , Maleen Abeydeera , Hyun\u00a0Ryong Lee , Victor\u00a0 A. Ying , Joel Emer , and Daniel Sanchez . 2017 . Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism . In Proceedings of the 44th Annual International Symposium on Computer Architecture(ISCA \u201917) . Suvinay Subramanian, Mark\u00a0C. Jeffrey, Maleen Abeydeera, Hyun\u00a0Ryong Lee, Victor\u00a0A. Ying, Joel Emer, and Daniel Sanchez. 2017. Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism. In Proceedings of the 44th Annual International Symposium on Computer Architecture(ISCA \u201917)."},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123954"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582026"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080214"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.42"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00025"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582032"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3203064"},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322229"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00032"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00060"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00032"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00063"},{"key":"e_1_3_2_1_100_1","volume-title":"2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). IEEE, 159\u2013172","author":"Ying A","year":"2020","unstructured":"Victor\u00a0 A Ying , Mark\u00a0 C Jeffrey , and Daniel Sanchez . 2020 . T4: Compiling sequential code for effective speculative parallelization in hardware . In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). IEEE, 159\u2013172 . Victor\u00a0A Ying, Mark\u00a0C Jeffrey, and Daniel Sanchez. 2020. T4: Compiling sequential code for effective speculative parallelization in hardware. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). IEEE, 159\u2013172."},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00053"},{"key":"e_1_3_2_1_102_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture.","author":"Zhuo Youwei","year":"2019","unstructured":"Youwei Zhuo , Chao Wang , Mingxing Zhang , Rui Wang , Dimin Niu , Yanzhi Wang , and Xuehai Qian . 2019 . Graphq: Scalable pim-based graph processing . In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. Youwei Zhuo, Chao Wang, Mingxing Zhang, Rui Wang, Dimin Niu, Yanzhi Wang, and Xuehai Qian. 2019. Graphq: Scalable pim-based graph processing. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture."},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00035"}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3623778","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3623778","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3623778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:30Z","timestamp":1750178190000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3623778"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":103,"alternative-id":["10.1145\/3613424.3623778","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3623778","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}