{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T00:17:21Z","timestamp":1781828241811,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":84,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["CCF 2107470, CNS 1956007, and CNS 1763658"],"award-info":[{"award-number":["CCF 2107470, CNS 1956007, and CNS 1763658"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"DARPA","award":["ACE, one of the seven centers in JUMP 2.0, a Semiconductor Research Corporation (SRC) program"],"award-info":[{"award-number":["ACE, one of the seven centers in JUMP 2.0, a Semiconductor Research Corporation (SRC) program"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3623780","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"698-713","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Micro-Armed Bandit: Lightweight & Reusable Reinforcement Learning for Microarchitecture Decision-Making"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7946-2683","authenticated-orcid":false,"given":"Gerasimos","family":"Gerogiannis","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2595-5228","authenticated-orcid":false,"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, United States of America"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[\n  1\n  ]  2nd Cache Replacement Championship (CRC-2). 2017. https:\/\/crc2.ece.tamu.edu  [1] 2nd Cache Replacement Championship (CRC-2). 2017. https:\/\/crc2.ece.tamu.edu"},{"key":"e_1_3_2_1_2_1","unstructured":"[\n  2\n  ]  3rd Data Prefetching Championship (DPC-3). 2019. https:\/\/dpc3.compas.cs.stonybrook.edu  [2] 3rd Data Prefetching Championship (DPC-3). 2019. https:\/\/dpc3.compas.cs.stonybrook.edu"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/944919.944941"},{"key":"e_1_3_2_1_4_1","volume-title":"Finite-time Analysis of the Multiarmed Bandit Problem. Machine learning 47","author":"Auer Peter","year":"2002","unstructured":"Peter Auer , Nicolo Cesa-Bianchi , and Paul Fischer . 2002. Finite-time Analysis of the Multiarmed Bandit Problem. Machine learning 47 ( 2002 ), 235\u2013256. Peter Auer, Nicolo Cesa-Bianchi, and Paul Fischer. 2002. Finite-time Analysis of the Multiarmed Bandit Problem. Machine learning 47 (2002), 235\u2013256."},{"key":"e_1_3_2_1_5_1","series-title":"SIAM journal on computing 32, 1","volume-title":"The Nonstochastic Multiarmed Bandit Problem","author":"Auer Peter","year":"2002","unstructured":"Peter Auer , Nicolo Cesa-Bianchi , Yoav Freund , and Robert\u00a0 E Schapire . 2002. The Nonstochastic Multiarmed Bandit Problem . SIAM journal on computing 32, 1 ( 2002 ), 48\u201377. Peter Auer, Nicolo Cesa-Bianchi, Yoav Freund, and Robert\u00a0E Schapire. 2002. The Nonstochastic Multiarmed Bandit Problem. SIAM journal on computing 32, 1 (2002), 48\u201377."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378498"},{"key":"e_1_3_2_1_7_1","volume-title":"Bingo Spatial Data Prefetcher. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). 399\u2013411","author":"Bakhshalipour Mohammad","year":"2019","unstructured":"Mohammad Bakhshalipour , Mehran Shakerinava , Pejman Lotfi-Kamran , and Hamid Sarbazi-Azad . 2019 . Bingo Spatial Data Prefetcher. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). 399\u2013411 . Mohammad Bakhshalipour, Mehran Shakerinava, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. 2019. Bingo Spatial Data Prefetcher. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). 399\u2013411."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_1_9_1","volume-title":"A Markovian Decision Process. Journal of mathematics and mechanics","author":"Bellman Richard","year":"1957","unstructured":"Richard Bellman . 1957. A Markovian Decision Process. Journal of mathematics and mechanics ( 1957 ), 679\u2013684. Richard Bellman. 1957. A Markovian Decision Process. Journal of mathematics and mechanics (1957), 679\u2013684."},{"key":"e_1_3_2_1_10_1","volume-title":"2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1\u201318","author":"Bera Rahul","year":"2022","unstructured":"Rahul Bera , Konstantinos Kanellopoulos , Shankar Balachandran , David Novo , Ataberk Olgun , Mohammad Sadrosadat , and Onur Mutlu . 2022 . Hermes: Accelerating Long-Latency Load Requests via Perceptron-Based Off-Chip Load Prediction . In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1\u201318 . Rahul Bera, Konstantinos Kanellopoulos, Shankar Balachandran, David Novo, Ataberk Olgun, Mohammad Sadrosadat, and Onur Mutlu. 2022. Hermes: Accelerating Long-Latency Load Requests via Perceptron-Based Off-Chip Load Prediction. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). 1\u201318."},{"key":"e_1_3_2_1_11_1","volume-title":"Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Bera Rahul","year":"2021","unstructured":"Rahul Bera , Konstantinos Kanellopoulos , Anant Nori , Taha Shahroodi , Sreenivas Subramoney , and Onur Mutlu . 2021 . Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture ( Virtual Event, Greece) (MICRO \u201921). Association for Computing Machinery, New York, NY, USA, 1121\u20131137. Rahul Bera, Konstantinos Kanellopoulos, Anant Nori, Taha Shahroodi, Sreenivas Subramoney, and Onur Mutlu. 2021. Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture (Virtual Event, Greece) (MICRO \u201921). Association for Computing Machinery, New York, NY, USA, 1121\u20131137."},{"key":"e_1_3_2_1_12_1","volume-title":"Reinforcement Learning and Optimal Control","author":"Bertsekas Dimitri","unstructured":"Dimitri Bertsekas . 2019. Reinforcement Learning and Optimal Control . Athena Scientific . Dimitri Bertsekas. 2019. Reinforcement Learning and Optimal Control. Athena Scientific."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322207"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626419500130"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.25"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Donyanavard Bryan","year":"2019","unstructured":"Bryan Donyanavard , Tiago M\u00fcck , Amir\u00a0 M. Rahmani , Nikil Dutt , Armin Sadighi , Florian Maurer , and Andreas Herkersdorf . 2019 . SOSA: Self-Optimizing Learning with Self-Adaptive Control for Hierarchical System-on-Chip Management . In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture ( Columbus, OH, USA) (MICRO \u201952). Association for Computing Machinery, New York, NY, USA, 685\u2013698. Bryan Donyanavard, Tiago M\u00fcck, Amir\u00a0M. Rahmani, Nikil Dutt, Armin Sadighi, Florian Maurer, and Andreas Herkersdorf. 2019. SOSA: Self-Optimizing Learning with Self-Adaptive Control for Hierarchical System-on-Chip Management. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (Columbus, OH, USA) (MICRO \u201952). Association for Computing Machinery, New York, NY, USA, 685\u2013698."},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO \u201943)","author":"Dubach Christophe","unstructured":"Christophe Dubach , Timothy\u00a0 M. Jones , Edwin\u00a0 V. Bonilla , and Michael F . \u00a0P. O\u2019Boyle. 2010. A Predictive Model for Dynamic Microarchitectural Adaptivity Control . In Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO \u201943) . IEEE Computer Society, USA, 485\u2013496. Christophe Dubach, Timothy\u00a0M. Jones, Edwin\u00a0V. Bonilla, and Michael F.\u00a0P. O\u2019Boyle. 2010. A Predictive Model for Dynamic Microarchitectural Adaptivity Control. In Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture(MICRO \u201943). IEEE Computer Society, USA, 485\u2013496."},{"key":"e_1_3_2_1_20_1","article-title":"Puppeteer: A Random Forest Based Manager for Hardware Prefetchers Across the Memory Hierarchy","volume":"20","author":"Eris Furkan","year":"2022","unstructured":"Furkan Eris , Marcia Louis , Kubra Eris , Jos\u00e9 Abell\u00e1n , and Ajay Joshi . 2022 . Puppeteer: A Random Forest Based Manager for Hardware Prefetchers Across the Memory Hierarchy . ACM Trans. Archit. Code Optim. 20 , 1, Article 19 (2022). Furkan Eris, Marcia Louis, Kubra Eris, Jos\u00e9 Abell\u00e1n, and Ajay Joshi. 2022. Puppeteer: A Random Forest Based Manager for Hardware Prefetchers Across the Memory Hierarchy. ACM Trans. Archit. Code Optim. 20, 1, Article 19 (2022).","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150982"},{"key":"e_1_3_2_1_22_1","first-page":"110","article-title":"Instruction Tables: Lists of Instruction Latencies, Throughputs and Micro-Operation Breakdowns for Intel, AMD and VIA CPUs","volume":"93","author":"Fog Agner","year":"2011","unstructured":"Agner Fog . 2011 . Instruction Tables: Lists of Instruction Latencies, Throughputs and Micro-Operation Breakdowns for Intel, AMD and VIA CPUs . Copenhagen University College of Engineering 93 (2011), 110 . Agner Fog. 2011. Instruction Tables: Lists of Instruction Latencies, Throughputs and Micro-Operation Breakdowns for Intel, AMD and VIA CPUs. Copenhagen University College of Engineering 93 (2011), 110.","journal-title":"Copenhagen University College of Engineering"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/144953.145006"},{"key":"e_1_3_2_1_24_1","volume-title":"On Upper-Confidence Bound Policies for Non-Stationary Bandit Problems. arXiv arXiv:0805.3415","author":"Garivier Aur\u00e9lien","year":"2008","unstructured":"Aur\u00e9lien Garivier and Eric Moulines . 2008. On Upper-Confidence Bound Policies for Non-Stationary Bandit Problems. arXiv arXiv:0805.3415 ( 2008 ). Aur\u00e9lien Garivier and Eric Moulines. 2008. On Upper-Confidence Bound Policies for Non-Stationary Bandit Problems. arXiv arXiv:0805.3415 (2008)."},{"key":"e_1_3_2_1_25_1","volume-title":"The Championship Simulator: Architectural Simulation for Education and Competition. arXiv preprint arXiv:2210.14324","author":"Gober Nathan","year":"2022","unstructured":"Nathan Gober , Gino Chacon , Lei Wang , Paul\u00a0 V Gratz , Daniel\u00a0 A Jimenez , Elvira Teran , Seth Pugsley , and Jinchun Kim . 2022. The Championship Simulator: Architectural Simulation for Education and Competition. arXiv preprint arXiv:2210.14324 ( 2022 ). Nathan Gober, Gino Chacon, Lei Wang, Paul\u00a0V Gratz, Daniel\u00a0A Jimenez, Elvira Teran, Seth Pugsley, and Jinchun Kim. 2022. The Championship Simulator: Architectural Simulation for Education and Competition. arXiv preprint arXiv:2210.14324 (2022)."},{"key":"e_1_3_2_1_26_1","first-page":"1","article-title":"Simpoint 3.0: Faster and More Flexible Program Phase Analysis","volume":"7","author":"Hamerly Greg","year":"2005","unstructured":"Greg Hamerly , Erez Perelman , Jeremy Lau , and Brad Calder . 2005 . Simpoint 3.0: Faster and More Flexible Program Phase Analysis . Journal of Instruction Level Parallelism 7 , 4 (2005), 1 \u2013 28 . Greg Hamerly, Erez Perelman, Jeremy Lau, and Brad Calder. 2005. Simpoint 3.0: Faster and More Flexible Program Phase Analysis. Journal of Instruction Level Parallelism 7, 4 (2005), 1\u201328.","journal-title":"Journal of Instruction Level Parallelism"},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of the 35th International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol.\u00a080)","author":"Hashemi Milad","year":"2018","unstructured":"Milad Hashemi , Kevin Swersky , Jamie Smith , Grant Ayers , Heiner Litz , Jichuan Chang , Christos Kozyrakis , and Parthasarathy Ranganathan . 2018 . Learning Memory Access Patterns . In Proceedings of the 35th International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol.\u00a080) . PMLR, 1919\u20131928. Milad Hashemi, Kevin Swersky, Jamie Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, and Parthasarathy Ranganathan. 2018. Learning Memory Access Patterns. In Proceedings of the 35th International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol.\u00a080). PMLR, 1919\u20131928."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243181"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950390"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"e_1_3_2_1_31_1","unstructured":"Intel. 2021. Intel Xeon Platinum 8380 Processor 60MB Cache 2.30 GHz Product Specifications. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/212287\/intel-xeon-platinum-8380-processor-60m-cache-2-30-ghz.html  Intel. 2021. Intel Xeon Platinum 8380 Processor 60MB Cache 2.30 GHz Product Specifications. https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/212287\/intel-xeon-platinum-8380-processor-60m-cache-2-30-ghz.html"},{"key":"e_1_3_2_1_32_1","unstructured":"Intel. 2022. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf  Intel. 2022. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of the 35th Annual International Symposium on Computer Architecture(ISCA \u201908)","author":"Ipek Engin","year":"2008","unstructured":"Engin Ipek , Onur Mutlu , Jos\u00e9\u00a0 F. Mart\u00ednez , and Rich Caruana . 2008 . Self-Optimizing Memory Controllers: A Reinforcement Learning Approach . In Proceedings of the 35th Annual International Symposium on Computer Architecture(ISCA \u201908) . IEEE Computer Society, USA, 39\u201350. Engin Ipek, Onur Mutlu, Jos\u00e9\u00a0F. Mart\u00ednez, and Rich Caruana. 2008. Self-Optimizing Memory Controllers: A Reinforcement Learning Approach. In Proceedings of the 35th Annual International Symposium on Computer Architecture(ISCA \u201908). IEEE Computer Society, USA, 39\u201350."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3210397"},{"key":"e_1_3_2_1_36_1","volume-title":"Merging Similar Patterns for Hardware Prefetching. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1012\u20131026","author":"Jiang Shizhi","year":"2022","unstructured":"Shizhi Jiang , Qiusong Yang , and Yiwei Ci . 2022 . Merging Similar Patterns for Hardware Prefetching. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1012\u20131026 . Shizhi Jiang, Qiusong Yang, and Yiwei Ci. 2022. Merging Similar Patterns for Hardware Prefetching. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 1012\u20131026."},{"key":"e_1_3_2_1_37_1","volume-title":"Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture. 197\u2013206","author":"Jimenez D.A.","unstructured":"D.A. Jimenez and C. Lin . 2001. Dynamic Branch Prediction with Perceptrons . In Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture. 197\u2013206 . D.A. Jimenez and C. Lin. 2001. Dynamic Branch Prediction with Perceptrons. In Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture. 197\u2013206."},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques","author":"Jim\u00e9nez Victor","year":"2012","unstructured":"Victor Jim\u00e9nez , Roberto Gioiosa , Francisco\u00a0 J. Cazorla , Alper Buyuktosunoglu , Pradip Bose , and Francis\u00a0 P. O\u2019Connell . 2012 . Making Data Prefetch Smarter: Adaptive Prefetching on POWER7 . In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques ( Minneapolis, Minnesota, USA) (PACT \u201912). Association for Computing Machinery, New York, NY, USA, 137\u2013146. Victor Jim\u00e9nez, Roberto Gioiosa, Francisco\u00a0J. Cazorla, Alper Buyuktosunoglu, Pradip Bose, and Francis\u00a0P. O\u2019Connell. 2012. Making Data Prefetch Smarter: Adaptive Prefetching on POWER7. In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (Minneapolis, Minnesota, USA) (PACT \u201912). Association for Computing Machinery, New York, NY, USA, 137\u2013146."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.6"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of Machine Learning and Systems, Vol.\u00a03. 387\u2013400","author":"Kaufman Sam","year":"2021","unstructured":"Sam Kaufman , Phitchaya Phothilimthana , Yanqi Zhou , Charith Mendis , Sudip Roy , Amit Sabne , and Mike Burrows . 2021 . A Learned Performance Model for Tensor Processing Units . In Proceedings of Machine Learning and Systems, Vol.\u00a03. 387\u2013400 . Sam Kaufman, Phitchaya Phothilimthana, Yanqi Zhou, Charith Mendis, Sudip Roy, Amit Sabne, and Mike Burrows. 2021. A Learned Performance Model for Tensor Processing Units. In Proceedings of Machine Learning and Systems, Vol.\u00a03. 387\u2013400."},{"key":"e_1_3_2_1_42_1","volume-title":"Proceedings of the 45th Annual International Symposium on Computer Architecture","author":"Kondguli Sushant","year":"2018","unstructured":"Sushant Kondguli and Michael Huang . 2018 . Division of Labor: A More Effective Approach to Prefetching . In Proceedings of the 45th Annual International Symposium on Computer Architecture ( Los Angeles, California) (ISCA \u201918). IEEE Press, 83\u201395. Sushant Kondguli and Michael Huang. 2018. Division of Labor: A More Effective Approach to Prefetching. In Proceedings of the 45th Annual International Symposium on Computer Architecture (Los Angeles, California) (ISCA \u201918). IEEE Press, 83\u201395."},{"key":"e_1_3_2_1_43_1","volume-title":"Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems","author":"C.","unstructured":"Benjamin\u00a0 C. Lee and David\u00a0M. Brooks. 2006. Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction . In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems ( San Jose, California, USA) (ASPLOS XII). Association for Computing Machinery, New York, NY, USA, 185\u2013194. Benjamin\u00a0C. Lee and David\u00a0M. Brooks. 2006. Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (San Jose, California, USA) (ASPLOS XII). Association for Computing Machinery, New York, NY, USA, 185\u2013194."},{"key":"e_1_3_2_1_44_1","volume-title":"Balancing Thoughput and Fairness in SMT Processors. In 2001 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS.164\u2013171","author":"Luo Kun","unstructured":"Kun Luo , J. Gummaraju , and M. Franklin . 2001 . Balancing Thoughput and Fairness in SMT Processors. In 2001 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS.164\u2013171 . Kun Luo, J. Gummaraju, and M. Franklin. 2001. Balancing Thoughput and Fairness in SMT Processors. In 2001 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS.164\u2013171."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000117"},{"key":"e_1_3_2_1_46_1","volume-title":"Proceedings of the 36th International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol.\u00a097)","author":"Mendis Charith","year":"2019","unstructured":"Charith Mendis , Alex Renda , Saman Amarasinghe , and Michael Carbin . 2019 . Ithemal: Accurate, Portable and Fast Basic Block Throughput Estimation using Deep Neural Networks . In Proceedings of the 36th International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol.\u00a097) . PMLR, 4505\u20134515. Charith Mendis, Alex Renda, Saman Amarasinghe, and Michael Carbin. 2019. Ithemal: Accurate, Portable and Fast Basic Block Throughput Estimation using Deep Neural Networks. In Proceedings of the 36th International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol.\u00a097). PMLR, 4505\u20134515."},{"key":"e_1_3_2_1_47_1","volume-title":"Best-Offset Hardware Prefetching. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 469\u2013480","author":"Michaud Pierre","year":"2016","unstructured":"Pierre Michaud . 2016 . Best-Offset Hardware Prefetching. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 469\u2013480 . Pierre Michaud. 2016. Best-Offset Hardware Prefetching. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). 469\u2013480."},{"key":"e_1_3_2_1_48_1","volume-title":"Bouquet of Instruction Pointers: Instruction Pointer Classifier-based Spatial Hardware Prefetching. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 118\u2013131","author":"Pakalapati Samuel","year":"2020","unstructured":"Samuel Pakalapati and Biswabandan Panda . 2020 . Bouquet of Instruction Pointers: Instruction Pointer Classifier-based Spatial Hardware Prefetching. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 118\u2013131 . Samuel Pakalapati and Biswabandan Panda. 2020. Bouquet of Instruction Pointers: Instruction Pointer Classifier-based Spatial Hardware Prefetching. In 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). 118\u2013131."},{"key":"e_1_3_2_1_49_1","unstructured":"[\n  49\n  ]  PARSEC. 2010. http:\/\/parsec.cs.princeton.edu  [49] PARSEC. 2010. http:\/\/parsec.cs.princeton.edu"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749473"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.63"},{"key":"e_1_3_2_1_52_1","volume-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Pothukuchi Raghavendra\u00a0Pradyumna","year":"2019","unstructured":"Raghavendra\u00a0Pradyumna Pothukuchi , Joseph\u00a0 L. Greathouse , Karthik Rao , Christopher Erb , Leonardo Piga , Petros\u00a0 G. Voulgaris , and Josep Torrellas . 2019 . Tangram: Integrated Control of Heterogeneous Computers . In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture ( Columbus, OH, USA) (MICRO \u201952). Association for Computing Machinery, New York, NY, USA, 384\u2013398. Raghavendra\u00a0Pradyumna Pothukuchi, Joseph\u00a0L. Greathouse, Karthik Rao, Christopher Erb, Leonardo Piga, Petros\u00a0G. Voulgaris, and Josep Torrellas. 2019. Tangram: Integrated Control of Heterogeneous Computers. In Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture (Columbus, OH, USA) (MICRO \u201952). Association for Computing Machinery, New York, NY, USA, 384\u2013398."},{"key":"e_1_3_2_1_53_1","volume-title":"Proceedings of the 45th Annual International Symposium on Computer Architecture","author":"Pothukuchi Raghavendra\u00a0Pradyumna","year":"2018","unstructured":"Raghavendra\u00a0Pradyumna Pothukuchi , Sweta\u00a0Yamini Pothukuchi , Petros Voulgaris , and Josep Torrellas . 2018 . Yukta: Multilayer Resource Controllers to Maximize Efficiency . In Proceedings of the 45th Annual International Symposium on Computer Architecture ( Los Angeles, California) (ISCA \u201918). IEEE Press, 505\u2013518. Raghavendra\u00a0Pradyumna Pothukuchi, Sweta\u00a0Yamini Pothukuchi, Petros Voulgaris, and Josep Torrellas. 2018. Yukta: Multilayer Resource Controllers to Maximize Efficiency. In Proceedings of the 45th Annual International Symposium on Computer Architecture (Los Angeles, California) (ISCA \u201918). IEEE Press, 505\u2013518."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1090\/S0002-9904-1952-09620-8"},{"key":"e_1_3_2_1_56_1","volume-title":"SoutheastCon","author":"Salehi Soheil","year":"2015","unstructured":"Soheil Salehi and Ronald\u00a0 F. DeMara . 2015. Energy and Area Analysis of a Floating-Point Unit in 15nm CMOS Process Technology . In SoutheastCon 2015 . 1\u20135. Soheil Salehi and Ronald\u00a0F. DeMara. 2015. Energy and Area Analysis of a Floating-Point Unit in 15nm CMOS Process Technology. In SoutheastCon 2015. 1\u20135."},{"key":"e_1_3_2_1_57_1","volume-title":"Intel launches 3rd Gen Ice Lake Xeon Scalable. https:\/\/fuse.wikichip.org\/news\/4734\/intel-launches-3rd-gen-ice-lake-xeon-scalable\/","author":"Schor David","unstructured":"David Schor . 2021. Intel launches 3rd Gen Ice Lake Xeon Scalable. https:\/\/fuse.wikichip.org\/news\/4734\/intel-launches-3rd-gen-ice-lake-xeon-scalable\/ David Schor. 2021. Intel launches 3rd Gen Ice Lake Xeon Scalable. https:\/\/fuse.wikichip.org\/news\/4734\/intel-launches-3rd-gen-ice-lake-xeon-scalable\/"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1002\/asmb.874"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00033"},{"key":"e_1_3_2_1_60_1","volume-title":"Multi-Lookahead Offset Prefetching. The Third Data Prefetching Championship","author":"Shakerinava Mehran","year":"2019","unstructured":"Mehran Shakerinava , Mohammad Bakhshalipour , Pejman Lotfi-Kamran , and Hamid Sarbazi-Azad . 2019. Multi-Lookahead Offset Prefetching. The Third Data Prefetching Championship ( 2019 ). Mehran Shakerinava, Mohammad Bakhshalipour, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. 2019. Multi-Lookahead Offset Prefetching. The Third Data Prefetching Championship (2019)."},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358319"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446752"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442530"},{"key":"e_1_3_2_1_64_1","volume-title":"Proceedings of the 49th Annual International Symposium on Computer Architecture","author":"Singh Gagandeep","year":"2022","unstructured":"Gagandeep Singh , Rakesh Nadig , Jisung Park , Rahul Bera , Nastaran Hajinazar , David Novo , Juan G\u00f3mez-Luna , Sander Stuijk , Henk Corp oraal, and Onur Mutlu . 2022 . Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning . In Proceedings of the 49th Annual International Symposium on Computer Architecture ( New York, New York) (ISCA \u201922). Association for Computing Machinery, New York, NY, USA, 320\u2013336. Gagandeep Singh, Rakesh Nadig, Jisung Park, Rahul Bera, Nastaran Hajinazar, David Novo, Juan G\u00f3mez-Luna, Sander Stuijk, Henk Corporaal, and Onur Mutlu. 2022. Sibyl: Adaptive and Extensible Data Placement in Hybrid Storage Systems Using Online Reinforcement Learning. In Proceedings of the 49th Annual International Symposium on Computer Architecture (New York, New York) (ISCA \u201922). Association for Computing Machinery, New York, NY, USA, 320\u2013336."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"e_1_3_2_1_66_1","volume-title":"SPEC2006. 2006","year":"2006","unstructured":"[ 66 ] SPEC2006. 2006 . https:\/\/www.spec.org\/cpu 2006 \/ [66] SPEC2006. 2006. https:\/\/www.spec.org\/cpu2006\/"},{"key":"e_1_3_2_1_67_1","volume-title":"SPEC2017. 2017","year":"2017","unstructured":"[ 67 ] SPEC2017. 2017 . https:\/\/www.spec.org\/cpu 2017 \/ [67] SPEC2017. 2017. https:\/\/www.spec.org\/cpu2017\/"},{"key":"e_1_3_2_1_68_1","volume-title":"Scaling Equations for the Accurate Prediction of CMOS Device Performance from 180nm to 7nm. Integration (June","author":"Stillmaker Aaron","year":"2017","unstructured":"Aaron Stillmaker and Bevan Baas . 2017. Scaling Equations for the Accurate Prediction of CMOS Device Performance from 180nm to 7nm. Integration (June 2017 ), 74\u201381. Aaron Stillmaker and Bevan Baas. 2017. Scaling Equations for the Accurate Prediction of CMOS Device Performance from 180nm to 7nm. Integration (June 2017), 74\u201381."},{"key":"e_1_3_2_1_69_1","volume-title":"Reinforcement Learning: An Introduction","author":"Sutton S","year":"2018","unstructured":"Richard\u00a0 S Sutton and Andrew\u00a0 G Barto . 2018 . Reinforcement Learning: An Introduction . MIT press . Richard\u00a0S Sutton and Andrew\u00a0G Barto. 2018. Reinforcement Learning: An Introduction. MIT press."},{"key":"e_1_3_2_1_70_1","unstructured":"Mohammadkazem Taram. 2022. SecSMT Artifact. https:\/\/github.com\/mktrm\/SecSMT_Artifact  Mohammadkazem Taram. 2022. SecSMT Artifact. https:\/\/github.com\/mktrm\/SecSMT_Artifact"},{"key":"e_1_3_2_1_71_1","volume-title":"31st USENIX Security Symposium (USENIX Security 22)","author":"Taram Mohammadkazem","year":"2022","unstructured":"Mohammadkazem Taram , Xida Ren , Ashish Venkat , and Dean Tullsen . 2022 . SecSMT: Securing SMT Processors against Contention-Based Covert Channels . In 31st USENIX Security Symposium (USENIX Security 22) . 3165\u20133182. Mohammadkazem Taram, Xida Ren, Ashish Venkat, and Dean Tullsen. 2022. SecSMT: Securing SMT Processors against Contention-Based Covert Channels. In 31st USENIX Security Symposium (USENIX Security 22). 3165\u20133182."},{"key":"e_1_3_2_1_72_1","volume-title":"Improving Branch Prediction by Modeling Global History with Convolutional Neural Networks. arXiv preprint arXiv:1906.09889","author":"Tarsa J","year":"2019","unstructured":"Stephen\u00a0 J Tarsa , Chit-Kwan Lin , Gokce Keskin , Gautham Chinya , and Hong Wang . 2019. Improving Branch Prediction by Modeling Global History with Convolutional Neural Networks. arXiv preprint arXiv:1906.09889 ( 2019 ). Stephen\u00a0J Tarsa, Chit-Kwan Lin, Gokce Keskin, Gautham Chinya, and Hong Wang. 2019. Improving Branch Prediction by Modeling Global History with Convolutional Neural Networks. arXiv preprint arXiv:1906.09889 (2019)."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/25.3-4.285"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"key":"e_1_3_2_1_76_1","volume-title":"Morrigan: A Composite Instruction TLB Prefetcher. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Vavouliotis Georgios","year":"2021","unstructured":"Georgios Vavouliotis , Lluc Alvarez , Boris Grot , Daniel Jim\u00e9nez , and Marc Casas . 2021 . Morrigan: A Composite Instruction TLB Prefetcher. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture ( Virtual Event, Greece) (MICRO \u201921). Association for Computing Machinery, New York, NY, USA, 1138\u20131153. Georgios Vavouliotis, Lluc Alvarez, Boris Grot, Daniel Jim\u00e9nez, and Marc Casas. 2021. Morrigan: A Composite Instruction TLB Prefetcher. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture (Virtual Event, Greece) (MICRO \u201921). Association for Computing Machinery, New York, NY, USA, 1138\u20131153."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00016"},{"key":"e_1_3_2_1_78_1","volume-title":"Page Size Aware Cache Prefetching. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 956\u2013974","author":"Vavouliotis Georgios","year":"2022","unstructured":"Georgios Vavouliotis , Gino Chacon , Lluc Alvarez , Paul\u00a0 V Gratz , Daniel\u00a0 A Jim\u00e9nez , and Marc Casas . 2022 . Page Size Aware Cache Prefetching. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 956\u2013974 . Georgios Vavouliotis, Gino Chacon, Lluc Alvarez, Paul\u00a0V Gratz, Daniel\u00a0A Jim\u00e9nez, and Marc Casas. 2022. Page Size Aware Cache Prefetching. In 2022 55th IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE, 956\u2013974."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454148"},{"key":"e_1_3_2_1_80_1","volume-title":"Watkins and Peter Dayan","author":"Christopher J.","year":"1992","unstructured":"Christopher J. C.\u00a0H. Watkins and Peter Dayan . 1992 . Q-learning. Machine learning 8 (1992), 279\u2013292. Christopher J. C.\u00a0H. Watkins and Peter Dayan. 1992. Q-learning. Machine learning 8 (1992), 279\u2013292."},{"key":"e_1_3_2_1_81_1","unstructured":"WikiChip. 2016. Skylake (client). https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(client)  WikiChip. 2016. Skylake (client). https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(client)"},{"key":"e_1_3_2_1_82_1","volume-title":"C","author":"Zhan Huixin","year":"2022","unstructured":"Huixin Zhan , Victor\u00a0 S. Sheng , and Wei-Ming Lin . 2022. Reinforcement Learning-Based Register Renaming Policy for Simultaneous Multithreading CPUs. Expert Syst. Appl. 186 , C ( 2022 ), 13\u00a0pages. Huixin Zhan, Victor\u00a0S. Sheng, and Wei-Ming Lin. 2022. Reinforcement Learning-Based Register Renaming Policy for Simultaneous Multithreading CPUs. Expert Syst. Appl. 186, C (2022), 13\u00a0pages."},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317768"},{"key":"e_1_3_2_1_84_1","volume-title":"Branch Prediction as a Reinforcement Learning Problem: Why, How and Case Studies. arXiv preprint arXiv:2106.13429","author":"Zouzias Anastasios","year":"2021","unstructured":"Anastasios Zouzias , Kleovoulos Kalaitzidis , and Boris Grot . 2021. Branch Prediction as a Reinforcement Learning Problem: Why, How and Case Studies. arXiv preprint arXiv:2106.13429 ( 2021 ). Anastasios Zouzias, Kleovoulos Kalaitzidis, and Boris Grot. 2021. Branch Prediction as a Reinforcement Learning Problem: Why, How and Case Studies. arXiv preprint arXiv:2106.13429 (2021)."},{"key":"e_1_3_2_1_85_1","volume-title":"Cohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Zuckerman Joseph","year":"2021","unstructured":"Joseph Zuckerman , Davide Giri , Jihye Kwon , Paolo Mantovani , and Luca\u00a0 P. Carloni . 2021 . Cohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture ( Virtual Event, Greece) (MICRO \u201921). Association for Computing Machinery, New York, NY, USA, 350\u2013365. Joseph Zuckerman, Davide Giri, Jihye Kwon, Paolo Mantovani, and Luca\u00a0P. Carloni. 2021. Cohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs. In MICRO-54: 54th Annual IEEE\/ACM International Symposium on Microarchitecture (Virtual Event, Greece) (MICRO \u201921). Association for Computing Machinery, New York, NY, USA, 350\u2013365."}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3623780","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3623780","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3623780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:30Z","timestamp":1750178190000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3623780"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":84,"alternative-id":["10.1145\/3613424.3623780","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3623780","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}