{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T04:17:48Z","timestamp":1784866668749,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":156,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Google, Huawei, Intel, Microsoft, VMware, Semiconductor Research Corporation, ETH Future Computing Laboratory"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3623789","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"1196-1212","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Utopia: Fast and Efficient Address Translation via Hybrid Restrictive & Flexible Virtual-to-Physical Address Mappings"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2375-7490","authenticated-orcid":false,"given":"Konstantinos","family":"Kanellopoulos","sequence":"first","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1129-1889","authenticated-orcid":false,"given":"Rahul","family":"Bera","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-3163-1561","authenticated-orcid":false,"given":"Kosta","family":"Stojiljkovic","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2718-0297","authenticated-orcid":false,"given":"F. Nisa","family":"Bostanci","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6548-7863","authenticated-orcid":false,"given":"Can","family":"Firtina","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1459-0852","authenticated-orcid":false,"given":"Rachata","family":"Ausavarungnirun","sequence":"additional","affiliation":[{"name":"King Mongkut's University of Technology North Bangkok, Thailand"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6306-304X","authenticated-orcid":false,"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"Norwegian University of Science and Technology (NTNU), Norway"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2817-0223","authenticated-orcid":false,"given":"Nastaran","family":"Hajinazar","sequence":"additional","affiliation":[{"name":"Intel Labs, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4029-0175","authenticated-orcid":false,"given":"Mohammad","family":"Sadrosadati","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3315-9336","authenticated-orcid":false,"given":"Nandita","family":"Vijaykumar","sequence":"additional","affiliation":[{"name":"University of Toronto, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0075-2312","authenticated-orcid":false,"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"PowerPC Architecture Book","author":"Frey B","year":"2003","unstructured":"B Frey . PowerPC Architecture Book 2003 . www.ibm.com\/developerworks\/eserver\/articles\/archguide.html. B Frey. PowerPC Architecture Book 2003. www.ibm.com\/developerworks\/eserver\/articles\/archguide.html."},{"key":"e_1_3_2_1_2_1","volume-title":"Breaking the Address Translation Wall By Accelerating Memory Replays","author":"Bhattacharjee Abhishek","year":"2018","unstructured":"Abhishek Bhattacharjee . Breaking the Address Translation Wall By Accelerating Memory Replays . In IEEE Micro 2018 . Abhishek Bhattacharjee. Breaking the Address Translation Wall By Accelerating Memory Replays. In IEEE Micro 2018."},{"key":"e_1_3_2_1_3_1","volume-title":"Hand. Self-Paging in the Nemesis Operating System. In OSDI","year":"1999","unstructured":"Steven\u00a0M Hand. Self-Paging in the Nemesis Operating System. In OSDI 1999 . Steven\u00a0M Hand. Self-Paging in the Nemesis Operating System. In OSDI 1999."},{"key":"e_1_3_2_1_4_1","volume-title":"Li and Paul Hudak. Memory Coherence in Shared Virtual Memory Systems. In TOCS","author":"Kai","year":"1989","unstructured":"Kai Li and Paul Hudak. Memory Coherence in Shared Virtual Memory Systems. In TOCS 1989 . Kai Li and Paul Hudak. Memory Coherence in Shared Virtual Memory Systems. In TOCS 1989."},{"key":"e_1_3_2_1_5_1","volume-title":"Appel and Kai Li. Virtual Memory Primitives for User Programs. In ASPLOS","author":"W.","year":"1991","unstructured":"Andrew\u00a0 W. Appel and Kai Li. Virtual Memory Primitives for User Programs. In ASPLOS 1991 . Andrew\u00a0W. Appel and Kai Li. Virtual Memory Primitives for User Programs. In ASPLOS 1991."},{"key":"e_1_3_2_1_6_1","volume-title":"Jonathan Chew. Machine-independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures. In OSR","author":"Rashid Richard","year":"1987","unstructured":"Richard Rashid , Avadis Tevanian , Michael Young , David Golub , Robert Baron , David Black , William Bolosky , and Jonathan Chew. Machine-independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures. In OSR 1987 . Richard Rashid, Avadis Tevanian, Michael Young, David Golub, Robert Baron, David Black, William Bolosky, and Jonathan Chew. Machine-independent Virtual Memory Management for Paged Uniprocessor and Multiprocessor Architectures. In OSR 1987."},{"key":"e_1_3_2_1_7_1","volume":"199","author":"Satyanarayanan M.","unstructured":"M. Satyanarayanan , Henry\u00a0 H. Mashburn , Puneet Kumar , David\u00a0 C. Steere , and James\u00a0 J. Kistler. Lightweight Recoverable Virtual Memory. In SOSP 199 3. M. Satyanarayanan, Henry\u00a0H. Mashburn, Puneet Kumar, David\u00a0C. Steere, and James\u00a0J. Kistler. Lightweight Recoverable Virtual Memory. In SOSP 1993.","journal-title":"J. Kistler. Lightweight Recoverable Virtual Memory. In SOSP"},{"key":"e_1_3_2_1_8_1","volume-title":"Generic Virtual Memory Management for Operating System Kernels. In SOSP","author":"Abrossimov E.","year":"1989","unstructured":"E. Abrossimov , M. Rozier , and M. Shapiro . Generic Virtual Memory Management for Operating System Kernels. In SOSP 1989 . E. Abrossimov, M. Rozier, and M. Shapiro. Generic Virtual Memory Management for Operating System Kernels. In SOSP 1989."},{"key":"e_1_3_2_1_9_1","volume-title":"SOSP","author":"W.","year":"1981","unstructured":"Richard\u00a0 W. Carr and John\u00a0L. Hennessy. WSCLOCK \u2013 A Simple and Effective Algorithm for Virtual Memory Management . In SOSP 1981 . Richard\u00a0W. Carr and John\u00a0L. Hennessy. WSCLOCK \u2013 A Simple and Effective Algorithm for Virtual Memory Management. In SOSP 1981."},{"key":"e_1_3_2_1_10_1","volume-title":"Moss. CRAMM: Virtual Memory Support for Garbage-Collected Applications. In OSDI","author":"Yang Ting","year":"2006","unstructured":"Ting Yang , Emery\u00a0 D. Berger , Scott\u00a0 F. Kaplan , and J.\u00a0Eliot\u00a0 B. Moss. CRAMM: Virtual Memory Support for Garbage-Collected Applications. In OSDI 2006 . Ting Yang, Emery\u00a0D. Berger, Scott\u00a0F. Kaplan, and J.\u00a0Eliot\u00a0B. Moss. CRAMM: Virtual Memory Support for Garbage-Collected Applications. In OSDI 2006."},{"key":"e_1_3_2_1_11_1","volume":"197","author":"Peter\u00a0","unstructured":"Peter\u00a0 J. Denning. Virtual Memory. In CSUR 197 0. Peter\u00a0J. Denning. Virtual Memory. In CSUR 1970.","journal-title":"J. Denning. Virtual Memory. In CSUR"},{"key":"e_1_3_2_1_12_1","unstructured":"Thomas Ahearn Robert Capowski Neal Christensen Patrick Gannon Arlin Lee and John Liptay. Virtual Memory System.  Thomas Ahearn Robert Capowski Neal Christensen Patrick Gannon Arlin Lee and John Liptay. Virtual Memory System."},{"key":"e_1_3_2_1_13_1","volume-title":"Computer","author":"Goldberg P","year":"1974","unstructured":"Robert\u00a0 P Goldberg . Survey of Virtual Machine Research . In Computer 1974 . Robert\u00a0P Goldberg. Survey of Virtual Machine Research. In Computer 1974."},{"key":"e_1_3_2_1_14_1","volume-title":"ASPLOS","author":"L.","year":"1998","unstructured":"Bruce\u00a0 L. Jacob and Trevor\u00a0N. Mudge. A Look At Several Memory Management Units, TLB-Refill Mechanisms, and Page Table OrganizAtions . In ASPLOS 1998 . Bruce\u00a0L. Jacob and Trevor\u00a0N. Mudge. A Look At Several Memory Management Units, TLB-Refill Mechanisms, and Page Table OrganizAtions. In ASPLOS 1998."},{"key":"e_1_3_2_1_15_1","volume-title":"A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main Memory","author":"Smith A.J.","year":"1978","unstructured":"A.J. Smith . A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main Memory . In IEEE Transactions on Software Engineering 1978 . A.J. Smith. A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main Memory. In IEEE Transactions on Software Engineering 1978."},{"key":"e_1_3_2_1_16_1","volume-title":"Pendleton. An In-Cache Address Translation Mechanism. In ISCA","author":"Wood A.","year":"1986","unstructured":"D.\u00a0 A. Wood , S.\u00a0 J. Eggers , G. Gibson , M.\u00a0 D. Hill , and J.\u00a0 M. Pendleton. An In-Cache Address Translation Mechanism. In ISCA 1986 . D.\u00a0A. Wood, S.\u00a0J. Eggers, G. Gibson, M.\u00a0D. Hill, and J.\u00a0M. Pendleton. An In-Cache Address Translation Mechanism. In ISCA 1986."},{"key":"e_1_3_2_1_17_1","volume-title":"Norman\u00a0P Jouppi. A Simulation Based Study of TLB Performance. In ISCA","author":"Chen J\u00a0Bradley","year":"1992","unstructured":"J\u00a0Bradley Chen , Anita Borg , and Norman\u00a0P Jouppi. A Simulation Based Study of TLB Performance. In ISCA 1992 . J\u00a0Bradley Chen, Anita Borg, and Norman\u00a0P Jouppi. A Simulation Based Study of TLB Performance. In ISCA 1992."},{"key":"e_1_3_2_1_18_1","volume-title":"Susan\u00a0J. Eggers. Architecture Support for Single Address Space Operating Systems. In ASPLOS","author":"Koldinger J.","year":"1992","unstructured":"Eric\u00a0 J. Koldinger , Jeffrey\u00a0 S. Chase , and Susan\u00a0J. Eggers. Architecture Support for Single Address Space Operating Systems. In ASPLOS 1992 . Eric\u00a0J. Koldinger, Jeffrey\u00a0S. Chase, and Susan\u00a0J. Eggers. Architecture Support for Single Address Space Operating Systems. In ASPLOS 1992."},{"key":"e_1_3_2_1_19_1","volume-title":"HotOS","author":"Lindstrom Anders","year":"1995","unstructured":"Anders Lindstrom , John Rosenberg , and Alan Dearle . The Grand Unified Theory of Address Spaces . In HotOS 1995 . Anders Lindstrom, John Rosenberg, and Alan Dearle. The Grand Unified Theory of Address Spaces. In HotOS 1995."},{"key":"e_1_3_2_1_20_1","volume-title":"Virtual Memory in Contemporary Microprocessors","author":"Jacob Bruce","year":"1998","unstructured":"Bruce Jacob and Trevor Mudge . Virtual Memory in Contemporary Microprocessors . In IEEE Micro 1998 . Bruce Jacob and Trevor Mudge. Virtual Memory in Contemporary Microprocessors. In IEEE Micro 1998."},{"key":"e_1_3_2_1_21_1","volume-title":"HotOS","author":"Engler R.","year":"1995","unstructured":"D.\u00a0 R. Engler , S.\u00a0 K. Gupta , and M.\u00a0 F. Kaashoek . AVM: Application-Level Virtual Memory . In HotOS 1995 . D.\u00a0R. Engler, S.\u00a0K. Gupta, and M.\u00a0F. Kaashoek. AVM: Application-Level Virtual Memory. In HotOS 1995."},{"key":"e_1_3_2_1_22_1","volume-title":"Huck and Jim Hays. Architectural Support for Translation Table Management in Large Address Space Machines. In ISCA","author":"Jerry","year":"1993","unstructured":"Jerry Huck and Jim Hays. Architectural Support for Translation Table Management in Large Address Space Machines. In ISCA 1993 . Jerry Huck and Jim Hays. Architectural Support for Translation Table Management in Large Address Space Machines. In ISCA 1993."},{"key":"e_1_3_2_1_23_1","volume-title":"Edward\u00a0D. Lazowska. The Interaction of Architecture and Operating System Design. In ASPLOS","author":"Anderson E.","year":"1991","unstructured":"Thomas\u00a0 E. Anderson , Henry\u00a0 M. Levy , Brian\u00a0 N. Bershad , and Edward\u00a0D. Lazowska. The Interaction of Architecture and Operating System Design. In ASPLOS 1991 . Thomas\u00a0E. Anderson, Henry\u00a0M. Levy, Brian\u00a0N. Bershad, and Edward\u00a0D. Lazowska. The Interaction of Architecture and Operating System Design. In ASPLOS 1991."},{"key":"e_1_3_2_1_24_1","volume-title":"Vyssotsky. Introduction and Overview of the Multics System. In AFIPS","author":"Corbat\u00f3 J.","year":"1965","unstructured":"F.\u00a0 J. Corbat\u00f3 and V.\u00a0 A. Vyssotsky. Introduction and Overview of the Multics System. In AFIPS 1965 . F.\u00a0J. Corbat\u00f3 and V.\u00a0A. Vyssotsky. Introduction and Overview of the Multics System. In AFIPS 1965."},{"key":"e_1_3_2_1_25_1","volume-title":"Michael\u00a0M. Swift. Efficient Virtual Memory for Big Memory Servers. In ISCA","author":"Basu Arkaprava","year":"2013","unstructured":"Arkaprava Basu , Jayneel Gandhi , Jichuan Chang , Mark\u00a0 D. Hill , and Michael\u00a0M. Swift. Efficient Virtual Memory for Big Memory Servers. In ISCA 2013 . Arkaprava Basu, Jayneel Gandhi, Jichuan Chang, Mark\u00a0D. Hill, and Michael\u00a0M. Swift. Efficient Virtual Memory for Big Memory Servers. In ISCA 2013."},{"key":"e_1_3_2_1_26_1","volume-title":"Michael Swift. Performance Analysis of the Memory Management Unit Under Scale-out Workloads. In IISWC","author":"Karakostas Vasileios","year":"2014","unstructured":"Vasileios Karakostas , Osman\u00a0 S. Unsal , Mario Nemirovsky , Adrian Cristal , and Michael Swift. Performance Analysis of the Memory Management Unit Under Scale-out Workloads. In IISWC 2014 . Vasileios Karakostas, Osman\u00a0S. Unsal, Mario Nemirovsky, Adrian Cristal, and Michael Swift. Performance Analysis of the Memory Management Unit Under Scale-out Workloads. In IISWC 2014."},{"key":"e_1_3_2_1_27_1","volume-title":"ISCA","author":"Barr W.","year":"2010","unstructured":"Thomas\u00a0 W. Barr , Alan\u00a0 L. Cox , and Scott Rixner . Translation Caching : Skip, Don\u2019t Walk (the Page Table) . In ISCA 2010 . Thomas\u00a0W. Barr, Alan\u00a0L. Cox, and Scott Rixner. Translation Caching: Skip, Don\u2019t Walk (the Page Table). In ISCA 2010."},{"key":"e_1_3_2_1_28_1","unstructured":"Linux. 5 Level Paging. https:\/\/docs.kernel.org\/x86\/x86_64\/5level-paging.html.  Linux. 5 Level Paging. https:\/\/docs.kernel.org\/x86\/x86_64\/5level-paging.html."},{"key":"e_1_3_2_1_29_1","volume-title":"Dimitrios Skarlatos. Contiguitas: the Pursuit of Physical Memory Contiguity in Datacenters. In ISCA","author":"Zhao Kaiyang","year":"2023","unstructured":"Kaiyang Zhao , Kaiwen Xue , Ziqi Wang , Dan Schatzberg , Leon Yang , Antonis Manousis , Johannes Weiner , Rik Van\u00a0Riel , Bikash Sharma , Chunqiang Tang , and Dimitrios Skarlatos. Contiguitas: the Pursuit of Physical Memory Contiguity in Datacenters. In ISCA 2023 . Kaiyang Zhao, Kaiwen Xue, Ziqi Wang, Dan Schatzberg, Leon Yang, Antonis Manousis, Johannes Weiner, Rik Van\u00a0Riel, Bikash Sharma, Chunqiang Tang, and Dimitrios Skarlatos. Contiguitas: the Pursuit of Physical Memory Contiguity in Datacenters. In ISCA 2023."},{"key":"e_1_3_2_1_30_1","volume-title":"Sreenivas Subramoney. Radiant: Efficient Page Table Management for Tiered Memory Systems. In ISMM","author":"Kumar Sandeep","year":"2021","unstructured":"Sandeep Kumar , Aravinda Prasad , Smruti\u00a0 R. Sarangi , and Sreenivas Subramoney. Radiant: Efficient Page Table Management for Tiered Memory Systems. In ISMM 2021 . Sandeep Kumar, Aravinda Prasad, Smruti\u00a0R. Sarangi, and Sreenivas Subramoney. Radiant: Efficient Page Table Management for Tiered Memory Systems. In ISMM 2021."},{"key":"e_1_3_2_1_31_1","volume-title":"Bhattacharjee and Margaret Martonosi. Characterizing the TLB Behavior of Emerging Parallel Workloads On Chip Multiprocessors. In PACT","author":"Abhishek","year":"2009","unstructured":"Abhishek Bhattacharjee and Margaret Martonosi. Characterizing the TLB Behavior of Emerging Parallel Workloads On Chip Multiprocessors. In PACT 2009 . Abhishek Bhattacharjee and Margaret Martonosi. Characterizing the TLB Behavior of Emerging Parallel Workloads On Chip Multiprocessors. In PACT 2009."},{"key":"e_1_3_2_1_32_1","volume-title":"Michael\u00a0M. Swift. Devirtualizing Memory in Heterogeneous Systems. In ASPLOS","author":"Haria Swapnil","year":"2018","unstructured":"Swapnil Haria , Mark\u00a0 D. Hill , and Michael\u00a0M. Swift. Devirtualizing Memory in Heterogeneous Systems. In ASPLOS 2018 . Swapnil Haria, Mark\u00a0D. Hill, and Michael\u00a0M. Swift. Devirtualizing Memory in Heterogeneous Systems. In ASPLOS 2018."},{"key":"e_1_3_2_1_33_1","volume-title":"SIGMETRICS","author":"Yaniv Idan","year":"2016","unstructured":"Idan Yaniv and Dan Tsafrir . Hash, Don\u2019t Cache (the Page Table). In SIGMETRICS 2016 . Idan Yaniv and Dan Tsafrir. Hash, Don\u2019t Cache (the Page Table). In SIGMETRICS 2016."},{"key":"e_1_3_2_1_34_1","volume-title":"Taheri. Performance ImplicatiOns of Extended Page Tables On Virtualized X86 Processors. In VEE","author":"Merrifield Timothy","year":"2016","unstructured":"Timothy Merrifield and H.\u00a0Reza Taheri. Performance ImplicatiOns of Extended Page Tables On Virtualized X86 Processors. In VEE 2016 . Timothy Merrifield and H.\u00a0Reza Taheri. Performance ImplicatiOns of Extended Page Tables On Virtualized X86 Processors. In VEE 2016."},{"key":"e_1_3_2_1_36_1","first-page":"4","volume":"3","author":"Architectures Software Developer\u2019s Manual Intel\u00ae","unstructured":"058 . Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual , Vol. 3 : System Programming Guide 3A 4 - 19 . 058. Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual, Vol. 3: System Programming Guide 3A 4-19.","journal-title":"System Programming Guide"},{"key":"e_1_3_2_1_37_1","volume-title":"Cuzzocrea and Il-Yeol Song. Big Graph Analytics: the State of the Art and Future Research Agenda. In DOLAP","author":"Alfredo","year":"2014","unstructured":"Alfredo Cuzzocrea and Il-Yeol Song. Big Graph Analytics: the State of the Art and Future Research Agenda. In DOLAP 2014 . Alfredo Cuzzocrea and Il-Yeol Song. Big Graph Analytics: the State of the Art and Future Research Agenda. In DOLAP 2014."},{"key":"e_1_3_2_1_38_1","unstructured":"Graph 500. Graph 500 Large-Scale Benchmarks. http:\/\/www.graph500.org\/.  Graph 500. Graph 500 Large-Scale Benchmarks. http:\/\/www.graph500.org\/."},{"key":"e_1_3_2_1_39_1","volume-title":"Deep Learning Recommendation Model for Personalization and Recommendation Systems. In arXiv","author":"Naumov Maxim","year":"2019","unstructured":"Maxim Naumov , Dheevatsa Mudigere , Hao- Jun\u00a0Michael Shi , Jianyu Huang , Narayanan Sundaraman , Jongsoo Park , Xiaodong Wang , Udit Gupta , Carole-Jean Wu , Alisson\u00a0 G. Azzolini , Dmytro Dzhulgakov , Andrey Mallevich , Ilia Cherniavskii , Yinghai Lu , Raghuraman Krishnamoorthi , Ansha Yu , Volodymyr Kondratenko , Stephanie Pereira , Xianjie Chen , Wenlin Chen , Vijay Rao , Bill Jia , Liang Xiong , and Misha Smelyanskiy . Deep Learning Recommendation Model for Personalization and Recommendation Systems. In arXiv 2019 . Maxim Naumov, Dheevatsa Mudigere, Hao-Jun\u00a0Michael Shi, Jianyu Huang, Narayanan Sundaraman, Jongsoo Park, Xiaodong Wang, Udit Gupta, Carole-Jean Wu, Alisson\u00a0G. Azzolini, Dmytro Dzhulgakov, Andrey Mallevich, Ilia Cherniavskii, Yinghai Lu, Raghuraman Krishnamoorthi, Ansha Yu, Volodymyr Kondratenko, Stephanie Pereira, Xianjie Chen, Wenlin Chen, Vijay Rao, Bill Jia, Liang Xiong, and Misha Smelyanskiy. Deep Learning Recommendation Model for Personalization and Recommendation Systems. In arXiv 2019."},{"key":"e_1_3_2_1_40_1","volume":"201","author":"Isinkaye F.O.","unstructured":"F.O. Isinkaye , Y.O. Folajimi , and B.A. Ojokoh . Recommendation Systems: Principles , Methods and Evaluation. In Egyptian Informatics Journal 201 5. F.O. Isinkaye, Y.O. Folajimi, and B.A. Ojokoh. Recommendation Systems: Principles, Methods and Evaluation. In Egyptian Informatics Journal 2015.","journal-title":"Evaluation. In Egyptian Informatics Journal"},{"key":"e_1_3_2_1_42_1","volume-title":"Illia Polosukhin. Attention Is All You Need. In NIPS","author":"Vaswani Ashish","year":"2017","unstructured":"Ashish Vaswani , Noam Shazeer , Niki Parmar , Jakob Uszkoreit , Llion Jones , Aidan\u00a0 N. Gomez , Lukasz Kaiser , and Illia Polosukhin. Attention Is All You Need. In NIPS 2017 . Ashish Vaswani, Noam Shazeer, Niki Parmar, Jakob Uszkoreit, Llion Jones, Aidan\u00a0N. Gomez, Lukasz Kaiser, and Illia Polosukhin. Attention Is All You Need. In NIPS 2017."},{"key":"e_1_3_2_1_43_1","unstructured":"Wiki Chip. Intel Raptor Lake. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/raptor_lake.  Wiki Chip. Intel Raptor Lake. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/raptor_lake."},{"key":"e_1_3_2_1_44_1","volume-title":"Josep Torrellas. Elastic Cuckoo Page Tables: Rethinking Virtual Memory Translation for Parallelism. In ASPLOS","author":"Skarlatos Dimitrios","year":"2020","unstructured":"Dimitrios Skarlatos , Apostolos Kokolis , Tianyin Xu , and Josep Torrellas. Elastic Cuckoo Page Tables: Rethinking Virtual Memory Translation for Parallelism. In ASPLOS 2020 . Dimitrios Skarlatos, Apostolos Kokolis, Tianyin Xu, and Josep Torrellas. Elastic Cuckoo Page Tables: Rethinking Virtual Memory Translation for Parallelism. In ASPLOS 2020."},{"key":"e_1_3_2_1_45_1","volume-title":"KVM Forum","author":"Arcangeli Andrea","year":"2010","unstructured":"Andrea Arcangeli . Transparent Hugepage Support . In KVM Forum 2010 . Andrea Arcangeli. Transparent Hugepage Support. In KVM Forum 2010."},{"key":"e_1_3_2_1_46_1","unstructured":"Jonathan Corbet. Transparent Huge Pages in 2.6.38. https:\/\/lwn.net\/inproceedingss\/423584\/.  Jonathan Corbet. Transparent Huge Pages in 2.6.38. https:\/\/lwn.net\/inproceedingss\/423584\/."},{"key":"e_1_3_2_1_47_1","volume-title":"Transparent Operating System Support for Superpages. In OSDI","author":"Navarro Juan","year":"2002","unstructured":"Juan Navarro , Sitaram Iyer , Peter Druschel , and Alan Cox . Practical , Transparent Operating System Support for Superpages. In OSDI 2002 . Juan Navarro, Sitaram Iyer, Peter Druschel, and Alan Cox. Practical, Transparent Operating System Support for Superpages. In OSDI 2002."},{"key":"e_1_3_2_1_48_1","unstructured":"Linux Foundation. The Linux Kernel.https:\/\/www.kernel.org\/doc\/html\/latest\/admin-guide\/mm\/transhuge.html.  Linux Foundation. The Linux Kernel.https:\/\/www.kernel.org\/doc\/html\/latest\/admin-guide\/mm\/transhuge.html."},{"key":"e_1_3_2_1_49_1","volume-title":"Babak Falsafi. Near-Memory Address Translation. In PACT","author":"Picorel Javier","year":"2017","unstructured":"Javier Picorel , Djordje Jevdjic , and Babak Falsafi. Near-Memory Address Translation. In PACT 2017 . Javier Picorel, Djordje Jevdjic, and Babak Falsafi. Near-Memory Address Translation. In PACT 2017."},{"key":"e_1_3_2_1_50_1","volume-title":"Donald Porter. Mosaic Pages: Big TLB Reach with Small Pages. In ASPLOS","author":"Gosakan Krishnan","year":"2023","unstructured":"Krishnan Gosakan , Jaehyun Han , William ( Massachusetts Inst . of\u00a0Technology) Kuszmaul, Ibrahim\u00a0Nael Mubarek , Nirjhar Mukherjee , Guido Tagliavini , Evan West , Michael Bender , Abhishek Bhattacharjee , Alex Conway , Martin Farach-Colton , Jayneel Gandhi , Rob Johnson , Sudarsun Kannan , and Donald Porter. Mosaic Pages: Big TLB Reach with Small Pages. In ASPLOS 2023 . Krishnan Gosakan, Jaehyun Han, William (Massachusetts Inst. of\u00a0Technology) Kuszmaul, Ibrahim\u00a0Nael Mubarek, Nirjhar Mukherjee, Guido Tagliavini, Evan West, Michael Bender, Abhishek Bhattacharjee, Alex Conway, Martin Farach-Colton, Jayneel Gandhi, Rob Johnson, Sudarsun Kannan, and Donald Porter. Mosaic Pages: Big TLB Reach with Small Pages. In ASPLOS 2023."},{"key":"e_1_3_2_1_51_1","volume-title":"Lieven Eeckhout. Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-Core Simulations. In SC","author":"Carlson E.","year":"2011","unstructured":"Trevor\u00a0 E. Carlson , Wim Heirman , and Lieven Eeckhout. Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-Core Simulations. In SC 2011 . Trevor\u00a0E. Carlson, Wim Heirman, and Lieven Eeckhout. Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-Core Simulations. In SC 2011."},{"key":"e_1_3_2_1_52_1","unstructured":"SAFARI\u00a0Research Group. Utopia - Github Repository. https:\/\/github.com\/CMU-SAFARI\/Utopia.  SAFARI\u00a0Research Group. Utopia - Github Repository. https:\/\/github.com\/CMU-SAFARI\/Utopia."},{"key":"e_1_3_2_1_53_1","volume-title":"Ching-Yung Lin. GraphBIG: Understanding Graph Computing in the Context of Industrial Solutions. In SC","author":"Nai Lifeng","year":"2015","unstructured":"Lifeng Nai , Yinglong Xia , Ilie\u00a0 G. Tanase , Hyesoon Kim , and Ching-Yung Lin. GraphBIG: Understanding Graph Computing in the Context of Industrial Solutions. In SC 2015 . Lifeng Nai, Yinglong Xia, Ilie\u00a0G. Tanase, Hyesoon Kim, and Ching-Yung Lin. GraphBIG: Understanding Graph Computing in the Context of Industrial Solutions. In SC 2015."},{"key":"e_1_3_2_1_54_1","volume-title":"Cluster","author":"Plimpton J.","year":"2006","unstructured":"Steven\u00a0 J. Plimpton , Ron Brightwell , Courtenay Vaughan , Keith Underwood , and Mike Davis . A Simple Synchronous Distributed-Memory Algorithm for the HPCC RandomAccess Benchmark . In Cluster 2006 . Steven\u00a0J. Plimpton, Ron Brightwell, Courtenay Vaughan, Keith Underwood, and Mike Davis. A Simple Synchronous Distributed-Memory Algorithm for the HPCC RandomAccess Benchmark. In Cluster 2006."},{"key":"e_1_3_2_1_55_1","volume-title":"PHYSOR","author":"Tramm R","year":"2014","unstructured":"John\u00a0 R Tramm , Andrew\u00a0 R Siegel , Tanzima Islam , and Martin Schulz . XS Bench - The Development and Verification of a Performance Abstraction for Monte Carlo Reactor Analysis . In PHYSOR 2014 . John\u00a0R Tramm, Andrew\u00a0R Siegel, Tanzima Islam, and Martin Schulz. XSBench - The Development and Verification of a Performance Abstraction for Monte Carlo Reactor Analysis. In PHYSOR 2014."},{"key":"e_1_3_2_1_56_1","volume-title":"Reetuparna Das. GenomicsBench: A Benchmark Suite for Genomics. In ISPASS","author":"Subramaniyan Arun","year":"2021","unstructured":"Arun Subramaniyan , Yufeng Gu , Timothy Dunn , Somnath Paul , Md. Vasimuddin , Sanchit Misra , David Blaauw , Satish Narayanasamy , and Reetuparna Das. GenomicsBench: A Benchmark Suite for Genomics. In ISPASS 2021 . Arun Subramaniyan, Yufeng Gu, Timothy Dunn, Somnath Paul, Md. Vasimuddin, Sanchit Misra, David Blaauw, Satish Narayanasamy, and Reetuparna Das. GenomicsBench: A Benchmark Suite for Genomics. In ISPASS 2021."},{"key":"e_1_3_2_1_57_1","volume-title":"ISCA","author":"Karakostas Vasileios","year":"2015","unstructured":"Vasileios Karakostas , Jayneel Gandhi , Furkan Ayar , Adri\u00e1n Cristal , Mark\u00a0 D. Hill , Kathryn\u00a0 S. McKinley , Mario Nemirovsky , Michael\u00a0 M. Swift , and Osman \u00dcnsal . Redundant Memory Mappings for Fast Access to Large Memories . In ISCA 2015 . Vasileios Karakostas, Jayneel Gandhi, Furkan Ayar, Adri\u00e1n Cristal, Mark\u00a0D. Hill, Kathryn\u00a0S. McKinley, Mario Nemirovsky, Michael\u00a0M. Swift, and Osman \u00dcnsal. Redundant Memory Mappings for Fast Access to Large Memories. In ISCA 2015."},{"key":"e_1_3_2_1_58_1","volume-title":"ATC","author":"Cervera Ra\u00fal","year":"1999","unstructured":"Ra\u00fal Cervera , Toni Cortes , and Yolanda Becerra . Improving Application Performance Through Swap Compression .. In ATC 1999 . Ra\u00fal Cervera, Toni Cortes, and Yolanda Becerra. Improving Application Performance Through Swap Compression.. In ATC 1999."},{"key":"e_1_3_2_1_59_1","volume-title":"USENIX Mach","author":"Subramanian Indira","year":"1991","unstructured":"Indira Subramanian . Managing Discardable Pages with an External Pager . In USENIX Mach 1991 . Indira Subramanian. Managing Discardable Pages with an External Pager. In USENIX Mach 1991."},{"key":"e_1_3_2_1_60_1","volume-title":"USENIX Mach","author":"Black David","year":"1991","unstructured":"David Black , Jeff Carter , George Feinberg , Rod MacDonald , James Van\u00a0Sciver , Ping Wang , Shashi Mangalat , and Eric Sheinbrood . OSF\/1 Virtual Memory Improvements .. In USENIX Mach 1991 . David Black, Jeff Carter, George Feinberg, Rod MacDonald, James Van\u00a0Sciver, Ping Wang, Shashi Mangalat, and Eric Sheinbrood. OSF\/1 Virtual Memory Improvements.. In USENIX Mach 1991."},{"key":"e_1_3_2_1_61_1","unstructured":"ARM. Arm Architecture Reference Manual for A-profile Architecture. https:\/\/developer.arm.com\/documentation\/ddi0487\/latest\/.  ARM. Arm Architecture Reference Manual for A-profile Architecture. https:\/\/developer.arm.com\/documentation\/ddi0487\/latest\/."},{"key":"e_1_3_2_1_62_1","unstructured":"WikiChip. Intel Cascade Lake. https:\/\/en.wikichip.org\/wiki\/intel\/cores\/cascade_lake_sp.  WikiChip. Intel Cascade Lake. https:\/\/en.wikichip.org\/wiki\/intel\/cores\/cascade_lake_sp."},{"key":"e_1_3_2_1_63_1","volume-title":"Arkaprava Basu. Trident: Harnessing Architectural Resources for All Page Sizes in X86 Processors. In MICRO","author":"Sri\u00a0Sai Ram Venkat","year":"2021","unstructured":"Venkat Sri\u00a0Sai Ram , Ashish Panwar , and Arkaprava Basu. Trident: Harnessing Architectural Resources for All Page Sizes in X86 Processors. In MICRO 2021 . Venkat Sri\u00a0Sai Ram, Ashish Panwar, and Arkaprava Basu. Trident: Harnessing Architectural Resources for All Page Sizes in X86 Processors. In MICRO 2021."},{"key":"e_1_3_2_1_64_1","volume-title":"Gopinath. Hawkeye: Efficient Fine-grained OS Support for Huge Pages. In ASPLOS","author":"Panwar Ashish","year":"2019","unstructured":"Ashish Panwar , Sorav Bansal , and K Gopinath. Hawkeye: Efficient Fine-grained OS Support for Huge Pages. In ASPLOS 2019 . Ashish Panwar, Sorav Bansal, and K Gopinath. Hawkeye: Efficient Fine-grained OS Support for Huge Pages. In ASPLOS 2019."},{"key":"e_1_3_2_1_65_1","unstructured":"Jonathan Corbet. The Next Steps for Swap. https:\/\/lwn.net\/inproceedingss\/717707\/.  Jonathan Corbet. The Next Steps for Swap. https:\/\/lwn.net\/inproceedingss\/717707\/."},{"key":"e_1_3_2_1_66_1","volume-title":"Hit: Making Page Walks Single-Access Cache Hits. In ASPLOS","author":"Park Chang\u00a0Hyun","year":"2022","unstructured":"Chang\u00a0Hyun Park , Ilias Vougioukas , Andreas Sandberg , and David Black-Schaffer . Every Walk\u2019s a Hit: Making Page Walks Single-Access Cache Hits. In ASPLOS 2022 . Chang\u00a0Hyun Park, Ilias Vougioukas, Andreas Sandberg, and David Black-Schaffer. Every Walk\u2019s a Hit: Making Page Walks Single-Access Cache Hits. In ASPLOS 2022."},{"key":"e_1_3_2_1_67_1","volume-title":"Vasudha and Biswabandan Panda. Address Translation Conscious Caching and Prefetching for High Performance Cache Hierarchy. In ISPASS","author":"Vasudha","year":"2022","unstructured":"Vasudha Vasudha and Biswabandan Panda. Address Translation Conscious Caching and Prefetching for High Performance Cache Hierarchy. In ISPASS 2022 . Vasudha Vasudha and Biswabandan Panda. Address Translation Conscious Caching and Prefetching for High Performance Cache Hierarchy. In ISPASS 2022."},{"key":"e_1_3_2_1_68_1","volume-title":"Pinning Page Structure Entries to Last-Level Cache for Fast Address Translation","author":"Kwon Osang","year":"2022","unstructured":"Osang Kwon , Yongho Lee , and Seokin Hong . Pinning Page Structure Entries to Last-Level Cache for Fast Address Translation . In IEEE Access 2022 . Osang Kwon, Yongho Lee, and Seokin Hong. Pinning Page Structure Entries to Last-Level Cache for Fast Address Translation. In IEEE Access 2022."},{"key":"e_1_3_2_1_69_1","volume-title":"Saxena and Michael\u00a0M. Swift. FlashVM: Virtual Memory Management on Flash. In ATC","author":"Mohit","year":"2010","unstructured":"Mohit Saxena and Michael\u00a0M. Swift. FlashVM: Virtual Memory Management on Flash. In ATC 2010 . Mohit Saxena and Michael\u00a0M. Swift. FlashVM: Virtual Memory Management on Flash. In ATC 2010."},{"key":"e_1_3_2_1_70_1","volume-title":"ISCA","author":"Jaleel Aamer","year":"2010","unstructured":"Aamer Jaleel , Kevin\u00a0 B. Theobald , Simon\u00a0 C. Steely , and Joel Emer . High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP) . In ISCA 2010 . Aamer Jaleel, Kevin\u00a0B. Theobald, Simon\u00a0C. Steely, and Joel Emer. High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP). In ISCA 2010."},{"key":"e_1_3_2_1_71_1","volume-title":"Todd\u00a0C. Mowry. RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization. In MICRO","author":"Seshadri Vivek","year":"2013","unstructured":"Vivek Seshadri , Yoongu Kim , Chris Fallin , Donghyuk Lee , Rachata Ausavarungnirun , Gennady Pekhimenko , Yixin Luo , Onur Mutlu , Phillip\u00a0 B. Gibbons , Michael\u00a0 A. Kozuch , and Todd\u00a0C. Mowry. RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization. In MICRO 2013 . Vivek Seshadri, Yoongu Kim, Chris Fallin, Donghyuk Lee, Rachata Ausavarungnirun, Gennady Pekhimenko, Yixin Luo, Onur Mutlu, Phillip\u00a0B. Gibbons, Michael\u00a0A. Kozuch, and Todd\u00a0C. Mowry. RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization. In MICRO 2013."},{"key":"e_1_3_2_1_72_1","unstructured":"Fei Gao Georgios Tziantzioulis and David Wentzlaff. ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs(MICRO).  Fei Gao Georgios Tziantzioulis and David Wentzlaff. ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs(MICRO)."},{"key":"e_1_3_2_1_73_1","volume-title":"Onur Mutlu. PiDRAM: A Holistic End-to-End FPGA-Based Framework for Processing-in-DRAM. In TACO","author":"Olgun Ataberk","year":"2022","unstructured":"Ataberk Olgun , Juan\u00a0G\u00f3mez Luna , Konstantinos Kanellopoulos , Behzad Salami , Hasan Hassan , Oguz Ergin , and Onur Mutlu. PiDRAM: A Holistic End-to-End FPGA-Based Framework for Processing-in-DRAM. In TACO 2022 . Ataberk Olgun, Juan\u00a0G\u00f3mez Luna, Konstantinos Kanellopoulos, Behzad Salami, Hasan Hassan, Oguz Ergin, and Onur Mutlu. PiDRAM: A Holistic End-to-End FPGA-Based Framework for Processing-in-DRAM. In TACO 2022."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_75_1","volume-title":"NOM: Network-On-Memory for Inter-Bank Data Transfer in Highly-Banked Memories. In arXiv","author":"Hossein\u00a0Seyyedaghaei Rezaei Seyyed","year":"2020","unstructured":"Seyyed Hossein\u00a0Seyyedaghaei Rezaei , Mehdi Modarressi , Rachata Ausavarungnirun , Mohammad Sadrosadati , Onur Mutlu , and Masoud Daneshtalab . NOM: Network-On-Memory for Inter-Bank Data Transfer in Highly-Banked Memories. In arXiv 2020 . Seyyed Hossein\u00a0Seyyedaghaei Rezaei, Mehdi Modarressi, Rachata Ausavarungnirun, Mohammad Sadrosadati, Onur Mutlu, and Masoud Daneshtalab. NOM: Network-On-Memory for Inter-Bank Data Transfer in Highly-Banked Memories. In arXiv 2020."},{"key":"e_1_3_2_1_76_1","unstructured":"Intel. TLBs Paging-Structure Caches and Their Invalidation. Intel.  Intel. TLBs Paging-Structure Caches and Their Invalidation. Intel."},{"key":"e_1_3_2_1_77_1","unstructured":"Hewlett Packard. McPAT. https:\/\/github.com\/HewlettPackard\/mcpat.  Hewlett Packard. McPAT. https:\/\/github.com\/HewlettPackard\/mcpat."},{"key":"e_1_3_2_1_78_1","volume-title":"Shen and James\u00a0L. Peterson. A Weighted Buddy Method for Dynamic Storage Allocation. In CACM","author":"K.","year":"1974","unstructured":"Kenneth\u00a0 K. Shen and James\u00a0L. Peterson. A Weighted Buddy Method for Dynamic Storage Allocation. In CACM 1974 . Kenneth\u00a0K. Shen and James\u00a0L. Peterson. A Weighted Buddy Method for Dynamic Storage Allocation. In CACM 1974."},{"key":"e_1_3_2_1_79_1","volume-title":"Bob\u00a0L. Janssens. Stride Directed Prefetching in Scalar Processors. In MICRO","author":"Fu John","year":"1992","unstructured":"John W.\u00a0C. Fu , Janak\u00a0 H. Patel , and Bob\u00a0L. Janssens. Stride Directed Prefetching in Scalar Processors. In MICRO 1992 . John W.\u00a0C. Fu, Janak\u00a0H. Patel, and Bob\u00a0L. Janssens. Stride Directed Prefetching in Scalar Processors. In MICRO 1992."},{"key":"e_1_3_2_1_80_1","volume-title":"Chen and Jean-Loup Baer. Effective Hardware-based Data Prefetching for High-performance Processors. In TC","author":"Tien-Fu","year":"1995","unstructured":"Tien-Fu Chen and Jean-Loup Baer. Effective Hardware-based Data Prefetching for High-performance Processors. In TC 1995 . Tien-Fu Chen and Jean-Loup Baer. Effective Hardware-based Data Prefetching for High-performance Processors. In TC 1995."},{"key":"e_1_3_2_1_81_1","volume-title":"Lizy\u00a0K. John. RethInking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB. In ISCA","author":"Ryoo Jee\u00a0Ho","year":"2017","unstructured":"Jee\u00a0Ho Ryoo , Nagendra Gulur , Shuang Song , and Lizy\u00a0K. John. RethInking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB. In ISCA 2017 . Jee\u00a0Ho Ryoo, Nagendra Gulur, Shuang Song, and Lizy\u00a0K. John. RethInking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB. In ISCA 2017."},{"key":"e_1_3_2_1_82_1","unstructured":"Google. CITY Hash. https:\/\/github.com\/google\/cityhash.  Google. CITY Hash. https:\/\/github.com\/google\/cityhash."},{"key":"e_1_3_2_1_83_1","volume-title":"Ainsworth and Timothy\u00a0M. Jones. Compendia: Reducing Virtual-Memory Costs Via Selective Densification. In ISMM","author":"Sam","year":"2021","unstructured":"Sam Ainsworth and Timothy\u00a0M. Jones. Compendia: Reducing Virtual-Memory Costs Via Selective Densification. In ISMM 2021 . Sam Ainsworth and Timothy\u00a0M. Jones. Compendia: Reducing Virtual-Memory Costs Via Selective Densification. In ISMM 2021."},{"key":"e_1_3_2_1_84_1","volume-title":"Mathias Payer. Rebooting Virtual Memory with Midgard. In ISCA","author":"Gupta Siddharth","year":"2021","unstructured":"Siddharth Gupta , Atri Bhattacharyya , Yunho Oh , Abhishek Bhattacharjee , Babak Falsafi , and Mathias Payer. Rebooting Virtual Memory with Midgard. In ISCA 2021 . Siddharth Gupta, Atri Bhattacharyya, Yunho Oh, Abhishek Bhattacharjee, Babak Falsafi, and Mathias Payer. Rebooting Virtual Memory with Midgard. In ISCA 2021."},{"key":"e_1_3_2_1_85_1","volume-title":"Josep Torrellas. Memory-Efficient Hashed Page Tables. In HPCA","author":"Stojkovic Jovan","year":"2023","unstructured":"Jovan Stojkovic , Namrata Mantri , Dimitrios Skarlatos , Tianyin Xu , and Josep Torrellas. Memory-Efficient Hashed Page Tables. In HPCA 2023 . Jovan Stojkovic, Namrata Mantri, Dimitrios Skarlatos, Tianyin Xu, and Josep Torrellas. Memory-Efficient Hashed Page Tables. In HPCA 2023."},{"key":"e_1_3_2_1_86_1","volume-title":"Kistowski. SPEC CPU2017: Next-Generation Compute Benchmark. In ICPE","author":"Bucek James","year":"2018","unstructured":"James Bucek , Klaus-Dieter Lange , and J\u00f3akim v. Kistowski. SPEC CPU2017: Next-Generation Compute Benchmark. In ICPE 2018 . James Bucek, Klaus-Dieter Lange, and J\u00f3akim v. Kistowski. SPEC CPU2017: Next-Generation Compute Benchmark. In ICPE 2018."},{"key":"e_1_3_2_1_87_1","volume-title":"HPCA","author":"Kharbutli M.","year":"2004","unstructured":"M. Kharbutli , K. Irwin , Y. Solihin , and J. Lee . Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses . In HPCA 2004 . M. Kharbutli, K. Irwin, Y. Solihin, and J. Lee. Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses. In HPCA 2004."},{"key":"e_1_3_2_1_88_1","volume-title":"Comput. Math. Appl.","author":"Cho Sung-Jin","year":"2008","unstructured":"Sung-Jin Cho , Un-Sook Choi , Yoon-Hee Hwang , and Han-Doo Kim . Design of New XOR-Based Hash Functions for Cache Memories . In Comput. Math. Appl. 2008 . Sung-Jin Cho, Un-Sook Choi, Yoon-Hee Hwang, and Han-Doo Kim. Design of New XOR-Based Hash Functions for Cache Memories. In Comput. Math. Appl. 2008."},{"key":"e_1_3_2_1_89_1","unstructured":"Qing Yang and Liping\u00a0Wu Yang. A Novel Cache Design for Vector Processing.  Qing Yang and Liping\u00a0Wu Yang. A Novel Cache Design for Vector Processing."},{"key":"e_1_3_2_1_90_1","volume-title":"Daniel\u00a0A. Jim\u00e9nez. CHiRP: Control-Flow History Reuse Prediction. In MICRO","author":"Mirbagher-Ajorpaz Samira","year":"2020","unstructured":"Samira Mirbagher-Ajorpaz , Elba Garza , Gilles Pokam , and Daniel\u00a0A. Jim\u00e9nez. CHiRP: Control-Flow History Reuse Prediction. In MICRO 2020 . Samira Mirbagher-Ajorpaz, Elba Garza, Gilles Pokam, and Daniel\u00a0A. Jim\u00e9nez. CHiRP: Control-Flow History Reuse Prediction. In MICRO 2020."},{"key":"e_1_3_2_1_91_1","volume-title":"Andreas Moshovos. Prediction-Based Superpage-Friendly TLB Designs. In HPCA","author":"Papadopoulou Misel-Myrto","year":"2015","unstructured":"Misel-Myrto Papadopoulou , Xin Tong , Andr\u00e9 Seznec , and Andreas Moshovos. Prediction-Based Superpage-Friendly TLB Designs. In HPCA 2015 . Misel-Myrto Papadopoulou, Xin Tong, Andr\u00e9 Seznec, and Andreas Moshovos. Prediction-Based Superpage-Friendly TLB Designs. In HPCA 2015."},{"key":"e_1_3_2_1_92_1","volume-title":"Tushar Krishna. Latr: Lazy Translation Coherence. In ASPLOS","author":"Kumar Mohan\u00a0Kumar","year":"2018","unstructured":"Mohan\u00a0Kumar Kumar , Steffen Maass , Sanidhya Kashyap , J\u00e1n Vesel\u1ef3 , Zi Yan , Taesoo Kim , Abhishek Bhattacharjee , and Tushar Krishna. Latr: Lazy Translation Coherence. In ASPLOS 2018 . Mohan\u00a0Kumar Kumar, Steffen Maass, Sanidhya Kashyap, J\u00e1n Vesel\u1ef3, Zi Yan, Taesoo Kim, Abhishek Bhattacharjee, and Tushar Krishna. Latr: Lazy Translation Coherence. In ASPLOS 2018."},{"key":"e_1_3_2_1_93_1","volume-title":"Reducing TLB Power Requirements. In ISLPED","author":"Juan Toni","year":"1997","unstructured":"Toni Juan , Tomas Lang , and Juan J . \u00a0Navarro . Reducing TLB Power Requirements. In ISLPED 1997 . Toni Juan, Tomas Lang, and Juan J.\u00a0Navarro. Reducing TLB Power Requirements. In ISLPED 1997."},{"key":"e_1_3_2_1_94_1","volume-title":"Reducing TLB and Memory Overhead Using Online Superpage Promotion. In ISCA","author":"Romer T.H.","year":"1995","unstructured":"T.H. Romer , W.H. Ohlrich , A.R. Karlin , and B.N. Bershad . Reducing TLB and Memory Overhead Using Online Superpage Promotion. In ISCA 1995 . T.H. Romer, W.H. Ohlrich, A.R. Karlin, and B.N. Bershad. Reducing TLB and Memory Overhead Using Online Superpage Promotion. In ISCA 1995."},{"key":"e_1_3_2_1_95_1","volume-title":"ISPASS","author":"Kadayif I.","year":"2004","unstructured":"I. Kadayif , P. Nath , M. Kandemir , and A. Sivasubramaniam . Compiler-directed Physical Address Generation for Reducing dTLB Power . In ISPASS 2004 . I. Kadayif, P. Nath, M. Kandemir, and A. Sivasubramaniam. Compiler-directed Physical Address Generation for Reducing dTLB Power. In ISPASS 2004."},{"key":"e_1_3_2_1_96_1","volume-title":"Scott Rixner. SpecTLB: A Mechanism for Speculative Address Translation. In ISCA","author":"Barr W.","year":"2011","unstructured":"Thomas\u00a0 W. Barr , Alan\u00a0 L. Cox , and Scott Rixner. SpecTLB: A Mechanism for Speculative Address Translation. In ISCA 2011 . Thomas\u00a0W. Barr, Alan\u00a0L. Cox, and Scott Rixner. SpecTLB: A Mechanism for Speculative Address Translation. In ISCA 2011."},{"key":"e_1_3_2_1_97_1","volume-title":"Physically Tagged Caches. In HPCA","author":"Zheng Tianhao","year":"2018","unstructured":"Tianhao Zheng , Haishan Zhu , and Mattan Erez . SIPT : Speculatively Indexed , Physically Tagged Caches. In HPCA 2018 . Tianhao Zheng, Haishan Zhu, and Mattan Erez. SIPT: Speculatively Indexed, Physically Tagged Caches. In HPCA 2018."},{"key":"e_1_3_2_1_98_1","volume-title":"TC 2004.","author":"Seznec A.","unstructured":"A. Seznec . Concurrent Support of Multiple Page Sizes on a Skewed Associative TLB . In TC 2004. A. Seznec. Concurrent Support of Multiple Page Sizes on a Skewed Associative TLB. In TC 2004."},{"key":"e_1_3_2_1_99_1","volume-title":"Marc Casas. Exploiting Page Table Locality for Agile TLB Prefetching. In ISCA","author":"Vavouliotis Georgios","year":"2021","unstructured":"Georgios Vavouliotis , Lluc Alvarez , Vasileios Karakostas , Konstantinos Nikas , Nectarios Koziris , Daniel\u00a0 A. Jim\u00e9nez , and Marc Casas. Exploiting Page Table Locality for Agile TLB Prefetching. In ISCA 2021 . Georgios Vavouliotis, Lluc Alvarez, Vasileios Karakostas, Konstantinos Nikas, Nectarios Koziris, Daniel\u00a0A. Jim\u00e9nez, and Marc Casas. Exploiting Page Table Locality for Agile TLB Prefetching. In ISCA 2021."},{"key":"e_1_3_2_1_100_1","volume-title":"Marc Casas. Morrigan: A Composite Instruction TLB Prefetcher. In MICRO","author":"Vavouliotis Georgios","year":"2021","unstructured":"Georgios Vavouliotis , Lluc Alvarez , Boris Grot , Daniel Jim\u00e9nez , and Marc Casas. Morrigan: A Composite Instruction TLB Prefetcher. In MICRO 2021 . Georgios Vavouliotis, Lluc Alvarez, Boris Grot, Daniel Jim\u00e9nez, and Marc Casas. Morrigan: A Composite Instruction TLB Prefetcher. In MICRO 2021."},{"key":"e_1_3_2_1_101_1","volume-title":"Boris Grot. Prefetched Address Translation. In MICRO","author":"Margaritov Artemiy","year":"2019","unstructured":"Artemiy Margaritov , Dmitrii Ustiugov , Edouard Bugnion , and Boris Grot. Prefetched Address Translation. In MICRO 2019 . Artemiy Margaritov, Dmitrii Ustiugov, Edouard Bugnion, and Boris Grot. Prefetched Address Translation. In MICRO 2019."},{"key":"e_1_3_2_1_102_1","volume-title":"Kandiraju and Anand Sivasubramaniam. Going the Distance for TLB Prefetching: An Application-driven Study. In ISCA","year":"2002","unstructured":"Gokul\u00a0B Kandiraju and Anand Sivasubramaniam. Going the Distance for TLB Prefetching: An Application-driven Study. In ISCA 2002 . Gokul\u00a0B Kandiraju and Anand Sivasubramaniam. Going the Distance for TLB Prefetching: An Application-driven Study. In ISCA 2002."},{"key":"e_1_3_2_1_103_1","volume-title":"Per Stenstr\u00f6m. Recency-based TLB Preloading. In ISCA","author":"Saulsbury Ashley","year":"2000","unstructured":"Ashley Saulsbury , Fredrik Dahlgren , and Per Stenstr\u00f6m. Recency-based TLB Preloading. In ISCA 2000 . Ashley Saulsbury, Fredrik Dahlgren, and Per Stenstr\u00f6m. Recency-based TLB Preloading. In ISCA 2000."},{"key":"e_1_3_2_1_104_1","volume-title":"William\u00a0E. Weihl. Software Prefetching and Caching for Translation Lookaside Buffers. In OSDI","author":"Bala Kavita","year":"1994","unstructured":"Kavita Bala , M.\u00a0 Frans Kaashoek , and William\u00a0E. Weihl. Software Prefetching and Caching for Translation Lookaside Buffers. In OSDI 1994 . Kavita Bala, M.\u00a0Frans Kaashoek, and William\u00a0E. Weihl. Software Prefetching and Caching for Translation Lookaside Buffers. In OSDI 1994."},{"key":"e_1_3_2_1_105_1","volume-title":"Bhattacharjee. Large-Reach Memory Management Unit Caches. In MICRO","author":"Abhishek","year":"2013","unstructured":"Abhishek Bhattacharjee. Large-Reach Memory Management Unit Caches. In MICRO 2013 . Abhishek Bhattacharjee. Large-Reach Memory Management Unit Caches. In MICRO 2013."},{"key":"e_1_3_2_1_106_1","volume-title":"Margaret Martonosi. Shared Last-Level TLBs for Chip Multiprocessors. In ISCA","author":"Bhattacharjee Abhishek","year":"2011","unstructured":"Abhishek Bhattacharjee , Daniel Lustig , and Margaret Martonosi. Shared Last-Level TLBs for Chip Multiprocessors. In ISCA 2011 . Abhishek Bhattacharjee, Daniel Lustig, and Margaret Martonosi. Shared Last-Level TLBs for Chip Multiprocessors. In ISCA 2011."},{"key":"e_1_3_2_1_107_1","volume-title":"Abhishek Bhattacharjee. Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects. In MICRO","author":"Bharadwaj Srikant","year":"2018","unstructured":"Srikant Bharadwaj , Guilherme Cox , Tushar Krishna , and Abhishek Bhattacharjee. Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects. In MICRO 2018 . Srikant Bharadwaj, Guilherme Cox, Tushar Krishna, and Abhishek Bhattacharjee. Scalable Distributed Last-Level TLBs Using Low-Latency Interconnects. In MICRO 2018."},{"key":"e_1_3_2_1_108_1","volume-title":"Arkaprava Basu. Dead Page and Dead Block Predictors: Cleaning TLBs and Caches Together. In HPCA","author":"Mazumdar Chandrashis","year":"2021","unstructured":"Chandrashis Mazumdar , Prachatos Mitra , and Arkaprava Basu. Dead Page and Dead Block Predictors: Cleaning TLBs and Caches Together. In HPCA 2021 . Chandrashis Mazumdar, Prachatos Mitra, and Arkaprava Basu. Dead Page and Dead Block Predictors: Cleaning TLBs and Caches Together. In HPCA 2021."},{"key":"e_1_3_2_1_109_1","volume-title":"John","author":"Marathe Yashwant","year":"2017","unstructured":"Yashwant Marathe , Nagendra Gulur , Jee\u00a0Ho Ryoo , Shuang Song , and Lizy\u00a0 K. John . CSALT : Context Switch Aware Large TLB. In MICRO 2017 . Yashwant Marathe, Nagendra Gulur, Jee\u00a0Ho Ryoo, Shuang Song, and Lizy\u00a0K. John. CSALT: Context Switch Aware Large TLB. In MICRO 2017."},{"key":"e_1_3_2_1_110_1","volume-title":"Wenzhi Wang. Comparisons of Memory Virtualization Solutions for Architectures with Software-Managed TLBs. In NAS","author":"Tai Yunfang","year":"2013","unstructured":"Yunfang Tai , Wanwei Cai , Qi Liu , Ge Zhang , and Wenzhi Wang. Comparisons of Memory Virtualization Solutions for Architectures with Software-Managed TLBs. In NAS 2013 . Yunfang Tai, Wanwei Cai, Qi Liu, Ge Zhang, and Wenzhi Wang. Comparisons of Memory Virtualization Solutions for Architectures with Software-Managed TLBs. In NAS 2013."},{"key":"e_1_3_2_1_111_1","volume-title":"Yu Zhang. Improving Virtualization in the Presence of Software Managed Translation Lookaside Buffers. In ISCA","author":"Chang Xiaotao","year":"2013","unstructured":"Xiaotao Chang , Hubertus Franke , Yi Ge , Tao Liu , Kun Wang , Jimi Xenidis , Fei Chen , and Yu Zhang. Improving Virtualization in the Presence of Software Managed Translation Lookaside Buffers. In ISCA 2013 . Xiaotao Chang, Hubertus Franke, Yi Ge, Tao Liu, Kun Wang, Jimi Xenidis, Fei Chen, and Yu Zhang. Improving Virtualization in the Presence of Software Managed Translation Lookaside Buffers. In ISCA 2013."},{"key":"e_1_3_2_1_112_1","volume-title":"Richard Brown. Design Tradeoffs for Software-Managed TLBs. In TOCS","author":"Uhlig Richard","year":"1994","unstructured":"Richard Uhlig , David Nagle , Tim Stanley , Trevor Mudge , Stuart Sechrest , and Richard Brown. Design Tradeoffs for Software-Managed TLBs. In TOCS 1994 . Richard Uhlig, David Nagle, Tim Stanley, Trevor Mudge, Stuart Sechrest, and Richard Brown. Design Tradeoffs for Software-Managed TLBs. In TOCS 1994."},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.5555\/892370"},{"key":"e_1_3_2_1_114_1","volume-title":"Richard\u00a0B. Brown. Design Tradeoffs for Software-managed TLBs. In ISCA","author":"Nagle David","year":"1993","unstructured":"David Nagle , Richard Uhlig , Tim Stanley , Stuart Sechrest , Trevor\u00a0 N. Mudge , and Richard\u00a0B. Brown. Design Tradeoffs for Software-managed TLBs. In ISCA 1993 . David Nagle, Richard Uhlig, Tim Stanley, Stuart Sechrest, Trevor\u00a0N. Mudge, and Richard\u00a0B. Brown. Design Tradeoffs for Software-managed TLBs. In ISCA 1993."},{"key":"e_1_3_2_1_115_1","volume-title":"Arkaprava Basu. Improving GPU Multi-tenancy with Page Walk Stealing. In HPCA","author":"Pratheek B.","year":"2021","unstructured":"B. Pratheek , Neha Jawalkar , and Arkaprava Basu. Improving GPU Multi-tenancy with Page Walk Stealing. In HPCA 2021 . B. Pratheek, Neha Jawalkar, and Arkaprava Basu. Improving GPU Multi-tenancy with Page Walk Stealing. In HPCA 2021."},{"key":"e_1_3_2_1_116_1","volume-title":"Antonio Robles. Exploiting Parallelization On Address Translation: Shared Page Walk Cache. In OMHI","author":"Esteve Albert","year":"2014","unstructured":"Albert Esteve , Maria\u00a0Engracia G\u00f3mez , and Antonio Robles. Exploiting Parallelization On Address Translation: Shared Page Walk Cache. In OMHI 2014 . Albert Esteve, Maria\u00a0Engracia G\u00f3mez, and Antonio Robles. Exploiting Parallelization On Address Translation: Shared Page Walk Cache. In OMHI 2014."},{"key":"e_1_3_2_1_117_1","volume-title":"MICRO","author":"Kanellopoulos Konstantinos","year":"2023","unstructured":"Konstantinos Kanellopoulos , Hong\u00a0Chul Nam , F.\u00a0 Nisa Bostanci , Rahul Bera , Mohammad Sadrosadati , Rakesh Kumar , Davide\u00a0Basilio Bartolini , and Onur Mutlu . Victima : Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources . In MICRO 2023 . Konstantinos Kanellopoulos, Hong\u00a0Chul Nam, F.\u00a0Nisa Bostanci, Rahul Bera, Mohammad Sadrosadati, Rakesh Kumar, Davide\u00a0Basilio Bartolini, and Onur Mutlu. Victima: Drastically Increasing Address Translation Reach by Leveraging Underutilized Cache Resources. In MICRO 2023."},{"key":"e_1_3_2_1_118_1","volume-title":"Mark\u00a0D. Hill. Devirtualizing Virtual Memory for Heterogeneous Systems. In ASPLOS","author":"Haria Swapnil","year":"2018","unstructured":"Swapnil Haria , Michael\u00a0 M. Swift , and Mark\u00a0D. Hill. Devirtualizing Virtual Memory for Heterogeneous Systems. In ASPLOS 2018 . Swapnil Haria, Michael\u00a0M. Swift, and Mark\u00a0D. Hill. Devirtualizing Virtual Memory for Heterogeneous Systems. In ASPLOS 2018."},{"key":"e_1_3_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"e_1_3_2_1_120_1","volume-title":"Jayneel Gandhi. Mitosis: Transparently Self-Replicating Page-Tables for Large-Memory Machines. In ASPLOS","author":"Achermann Reto","year":"2020","unstructured":"Reto Achermann , Ashish Panwar , Abhishek Bhattacharjee , Timothy Roscoe , and Jayneel Gandhi. Mitosis: Transparently Self-Replicating Page-Tables for Large-Memory Machines. In ASPLOS 2020 . Reto Achermann, Ashish Panwar, Abhishek Bhattacharjee, Timothy Roscoe, and Jayneel Gandhi. Mitosis: Transparently Self-Replicating Page-Tables for Large-Memory Machines. In ASPLOS 2020."},{"key":"e_1_3_2_1_121_1","volume-title":"Yoav Etsion. Do-It-Yourself Virtual Memory Translation. In ISCA","author":"Alam Hanna","year":"2017","unstructured":"Hanna Alam , Tianhao Zhang , Mattan Erez , and Yoav Etsion. Do-It-Yourself Virtual Memory Translation. In ISCA 2017 . Hanna Alam, Tianhao Zhang, Mattan Erez, and Yoav Etsion. Do-It-Yourself Virtual Memory Translation. In ISCA 2017."},{"key":"e_1_3_2_1_122_1","volume-title":"Paul\u00a0G. Spirakis. Space Efficient Hash Tables with Worst Case Constant Access Time. In STACS","author":"Fotakis Dimitris","year":"2003","unstructured":"Dimitris Fotakis , Rasmus Pagh , Peter Sanders , and Paul\u00a0G. Spirakis. Space Efficient Hash Tables with Worst Case Constant Access Time. In STACS 2003 . Dimitris Fotakis, Rasmus Pagh, Peter Sanders, and Paul\u00a0G. Spirakis. Space Efficient Hash Tables with Worst Case Constant Access Time. In STACS 2003."},{"key":"e_1_3_2_1_123_1","volume-title":"Jaehyuk Huh. Perforated Page: Supporting Fragmented Memory Allocation for Large Pages. In ISCA","author":"Park Chang\u00a0Hyun","year":"2020","unstructured":"Chang\u00a0Hyun Park , Sanghoon Cha , Bokyeong Kim , Youngjin Kwon , David Black-Schaffer , and Jaehyuk Huh. Perforated Page: Supporting Fragmented Memory Allocation for Large Pages. In ISCA 2020 . Chang\u00a0Hyun Park, Sanghoon Cha, Bokyeong Kim, Youngjin Kwon, David Black-Schaffer, and Jaehyuk Huh. Perforated Page: Supporting Fragmented Memory Allocation for Large Pages. In ISCA 2020."},{"key":"e_1_3_2_1_124_1","volume-title":"Guvenilir and Yale\u00a0N Patt. Tailored Page Sizes. In ISCA","author":"Faruk","year":"2020","unstructured":"Faruk Guvenilir and Yale\u00a0N Patt. Tailored Page Sizes. In ISCA 2020 . Faruk Guvenilir and Yale\u00a0N Patt. Tailored Page Sizes. In ISCA 2020."},{"key":"e_1_3_2_1_125_1","volume-title":"Emmett Witchel. Coordinated and Efficient Huge Page Management with Ingens. In OSDI","author":"Kwon Youngjin","year":"2016","unstructured":"Youngjin Kwon , Hangchen Yu , Simon Peter , Christopher\u00a0 J. Rossbach , and Emmett Witchel. Coordinated and Efficient Huge Page Management with Ingens. In OSDI 2016 . Youngjin Kwon, Hangchen Yu, Simon Peter, Christopher\u00a0J. Rossbach, and Emmett Witchel. Coordinated and Efficient Huge Page Management with Ingens. In OSDI 2016."},{"key":"e_1_3_2_1_126_1","volume-title":"David\u00a0A. Patterson. Tradeoffs in Supporting Two Page Sizes. In ISCA","author":"Talluri Madhusudhan","year":"1992","unstructured":"Madhusudhan Talluri , Shing Kong , Mark\u00a0 D. Hill , and David\u00a0A. Patterson. Tradeoffs in Supporting Two Page Sizes. In ISCA 1992 . Madhusudhan Talluri, Shing Kong, Mark\u00a0D. Hill, and David\u00a0A. Patterson. Tradeoffs in Supporting Two Page Sizes. In ISCA 1992."},{"key":"e_1_3_2_1_127_1","volume-title":"Gopinath. Making Huge Pages Actually Useful. In ASPLOS","author":"Panwar Ashish","year":"2018","unstructured":"Ashish Panwar , Aravinda Prasad , and K Gopinath. Making Huge Pages Actually Useful. In ASPLOS 2018 . Ashish Panwar, Aravinda Prasad, and K Gopinath. Making Huge Pages Actually Useful. In ASPLOS 2018."},{"key":"e_1_3_2_1_128_1","volume-title":"MICRO","author":"Pham Binh","year":"2015","unstructured":"Binh Pham , J\u00e1n Vesel\u00fd , Gabriel\u00a0 H. Loh , and Abhishek Bhattacharjee . Large Pages and Lightweight Memory Management in Virtualized Environments: Can You Have It Both Ways? . In MICRO 2015 . Binh Pham, J\u00e1n Vesel\u00fd, Gabriel\u00a0H. Loh, and Abhishek Bhattacharjee. Large Pages and Lightweight Memory Management in Virtualized Environments: Can You Have It Both Ways?. In MICRO 2015."},{"key":"e_1_3_2_1_129_1","volume-title":"Onur Mutlu. Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes. In MICRO","author":"Ausavarungnirun Rachata","year":"2017","unstructured":"Rachata Ausavarungnirun , Joshua Landgraf , Vance Miller , Saugata Ghose , Jayneel Gandhi , Christopher\u00a0 J. Rossbach , and Onur Mutlu. Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes. In MICRO 2017 . Rachata Ausavarungnirun, Joshua Landgraf, Vance Miller, Saugata Ghose, Jayneel Gandhi, Christopher\u00a0J. Rossbach, and Onur Mutlu. Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes. In MICRO 2017."},{"key":"e_1_3_2_1_130_1","volume-title":"Reevaluating Online Superpage Promotion with Hardware Support. In HPCA","author":"Fang Zhen","year":"2001","unstructured":"Zhen Fang , Lixin Zhang , J.B. Carter , W.C. Hsieh , and S.A. McKee . Reevaluating Online Superpage Promotion with Hardware Support. In HPCA 2001 . Zhen Fang, Lixin Zhang, J.B. Carter, W.C. Hsieh, and S.A. McKee. Reevaluating Online Superpage Promotion with Hardware Support. In HPCA 2001."},{"key":"e_1_3_2_1_131_1","volume-title":"John Carter. Increasing TLB Reach Using Superpages Backed By Shadow Memory. In ISCA","author":"Swanson Mark","year":"1998","unstructured":"Mark Swanson , Leigh Stoller , and John Carter. Increasing TLB Reach Using Superpages Backed By Shadow Memory. In ISCA 1998 . Mark Swanson, Leigh Stoller, and John Carter. Increasing TLB Reach Using Superpages Backed By Shadow Memory. In ISCA 1998."},{"key":"e_1_3_2_1_132_1","volume-title":"Rami Melhem. Supporting Superpages in Non-Contiguous Physical Memory. In HPCA","author":"Du Yu","year":"2015","unstructured":"Yu Du , Miao Zhou , Bruce\u00a0 R Childers , Daniel Moss\u00e9 , and Rami Melhem. Supporting Superpages in Non-Contiguous Physical Memory. In HPCA 2015 . Yu Du, Miao Zhou, Bruce\u00a0R Childers, Daniel Moss\u00e9, and Rami Melhem. Supporting Superpages in Non-Contiguous Physical Memory. In HPCA 2015."},{"key":"e_1_3_2_1_133_1","volume-title":"Talluri and Mark\u00a0D. Hill. Surpassing the TLB Performance of Superpages with Less Operating System Support. In ASPLOS","author":"Madhusudhan","year":"1994","unstructured":"Madhusudhan Talluri and Mark\u00a0D. Hill. Surpassing the TLB Performance of Superpages with Less Operating System Support. In ASPLOS 1994 . Madhusudhan Talluri and Mark\u00a0D. Hill. Surpassing the TLB Performance of Superpages with Less Operating System Support. In ASPLOS 1994."},{"key":"e_1_3_2_1_134_1","volume-title":"Gorman and Patrick Healy. Supporting Superpage Allocation Without Additional Hardware Support. In ISMM","author":"Mel","year":"2008","unstructured":"Mel Gorman and Patrick Healy. Supporting Superpage Allocation Without Additional Hardware Support. In ISMM 2008 . Mel Gorman and Patrick Healy. Supporting Superpage Allocation Without Additional Hardware Support. In ISMM 2008."},{"key":"e_1_3_2_1_135_1","volume-title":"Dan Tsafrir. Predicting Execution Times with Partial Simulations in Virtual Memory Research: Why and How. In MICRO","author":"Agbarya Mohammad","year":"2020","unstructured":"Mohammad Agbarya , Idan Yaniv , Jayneel Gandhi , and Dan Tsafrir. Predicting Execution Times with Partial Simulations in Virtual Memory Research: Why and How. In MICRO 2020 . Mohammad Agbarya, Idan Yaniv, Jayneel Gandhi, and Dan Tsafrir. Predicting Execution Times with Partial Simulations in Virtual Memory Research: Why and How. In MICRO 2020."},{"key":"e_1_3_2_1_136_1","volume-title":"Ganapathy and Curt Schimmel. General Purpose Operating System Support for Multiple Page Sizes. In ATC","author":"Narayanan","year":"1998","unstructured":"Narayanan Ganapathy and Curt Schimmel. General Purpose Operating System Support for Multiple Page Sizes. In ATC 1998 . Narayanan Ganapathy and Curt Schimmel. General Purpose Operating System Support for Multiple Page Sizes. In ATC 1998."},{"key":"e_1_3_2_1_137_1","volume-title":"Abhishek Bhattacharjee. Translation Ranger: Operating System Support for Contiguity-Aware TLBs. In ISCA","author":"Yan Zi","year":"2019","unstructured":"Zi Yan , Daniel Lustig , David Nellans , and Abhishek Bhattacharjee. Translation Ranger: Operating System Support for Contiguity-Aware TLBs. In ISCA 2019 . Zi Yan, Daniel Lustig, David Nellans, and Abhishek Bhattacharjee. Translation Ranger: Operating System Support for Contiguity-Aware TLBs. In ISCA 2019."},{"key":"e_1_3_2_1_138_1","volume-title":"Nectarios Koziris. Enhancing and Exploiting Contiguity for Fast Memory Virtualization. In ISCA","author":"Alverti Chloe","year":"2020","unstructured":"Chloe Alverti , Stratos Psomadakis , Vasileios Karakostas , Jayneel Gandhi , Konstantinos Nikas , Georgios Goumas , and Nectarios Koziris. Enhancing and Exploiting Contiguity for Fast Memory Virtualization. In ISCA 2020 . Chloe Alverti, Stratos Psomadakis, Vasileios Karakostas, Jayneel Gandhi, Konstantinos Nikas, Georgios Goumas, and Nectarios Koziris. Enhancing and Exploiting Contiguity for Fast Memory Virtualization. In ISCA 2020."},{"key":"e_1_3_2_1_139_1","volume-title":"Jaehyuk Huh. Hybrid TLB Coalescing: Improving TLB Translation Coverage Under Diverse Fragmented Memory Allocations. In ISCA","author":"Park Chang\u00a0Hyun","year":"2017","unstructured":"Chang\u00a0Hyun Park , Taekyung Heo , Jungi Jeong , and Jaehyuk Huh. Hybrid TLB Coalescing: Improving TLB Translation Coverage Under Diverse Fragmented Memory Allocations. In ISCA 2017 . Chang\u00a0Hyun Park, Taekyung Heo, Jungi Jeong, and Jaehyuk Huh. Hybrid TLB Coalescing: Improving TLB Translation Coverage Under Diverse Fragmented Memory Allocations. In ISCA 2017."},{"key":"e_1_3_2_1_140_1","volume-title":"Xu Cheng. FlexPointer: Fast Address TranslatiOn Based On Range TLB and Tagged Pointers. In TACO","author":"Chen Dongwei","year":"2023","unstructured":"Dongwei Chen , Dong Tong , Chun Yang , Jiangfang Yi , and Xu Cheng. FlexPointer: Fast Address TranslatiOn Based On Range TLB and Tagged Pointers. In TACO 2023 . Dongwei Chen, Dong Tong, Chun Yang, Jiangfang Yi, and Xu Cheng. FlexPointer: Fast Address TranslatiOn Based On Range TLB and Tagged Pointers. In TACO 2023."},{"key":"e_1_3_2_1_141_1","volume-title":"Abhishek Bhattacharjee. CoLT: Coalesced Large-Reach TLBs. In MICRO","author":"Pham Binh","year":"2012","unstructured":"Binh Pham , Viswanathan Vaidyanathan , Aamer Jaleel , and Abhishek Bhattacharjee. CoLT: Coalesced Large-Reach TLBs. In MICRO 2012 . Binh Pham, Viswanathan Vaidyanathan, Aamer Jaleel, and Abhishek Bhattacharjee. CoLT: Coalesced Large-Reach TLBs. In MICRO 2012."},{"key":"e_1_3_2_1_142_1","volume-title":"Michael\u00a0M. Swift. Agile Paging: Exceeding the Best of Nested and Shadow Paging. In ISCA","author":"Gandhi Jayneel","year":"2016","unstructured":"Jayneel Gandhi , Mark\u00a0 D. Hill , and Michael\u00a0M. Swift. Agile Paging: Exceeding the Best of Nested and Shadow Paging. In ISCA 2016 . Jayneel Gandhi, Mark\u00a0D. Hill, and Michael\u00a0M. Swift. Agile Paging: Exceeding the Best of Nested and Shadow Paging. In ISCA 2016."},{"key":"e_1_3_2_1_143_1","volume-title":"Michael\u00a0M. Swift. Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks. In MICRO","author":"Gandhi Jayneel","year":"2014","unstructured":"Jayneel Gandhi , Arkaprava Basu , Mark\u00a0 D. Hill , and Michael\u00a0M. Swift. Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks. In MICRO 2014 . Jayneel Gandhi, Arkaprava Basu, Mark\u00a0D. Hill, and Michael\u00a0M. Swift. Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks. In MICRO 2014."},{"key":"e_1_3_2_1_145_1","volume-title":"Srilatha Manne. Accelerating Two-Dimensional Page Walks for Virtualized Systems. In ASPLOS","author":"Bhargava Ravi","year":"2008","unstructured":"Ravi Bhargava , Benjamin Serebrin , Francesco Spadini , and Srilatha Manne. Accelerating Two-Dimensional Page Walks for Virtualized Systems. In ASPLOS 2008 . Ravi Bhargava, Benjamin Serebrin, Francesco Spadini, and Srilatha Manne. Accelerating Two-Dimensional Page Walks for Virtualized Systems. In ASPLOS 2008."},{"key":"e_1_3_2_1_146_1","volume-title":"Abhishek Bhattacharjee. Hardware Translation Coherence for Virtualized Systems. In ISCA","author":"Yan Zi","year":"2017","unstructured":"Zi Yan , J\u00e1n Vesel\u1ef3 , Guilherme Cox , and Abhishek Bhattacharjee. Hardware Translation Coherence for Virtualized Systems. In ISCA 2017 . Zi Yan, J\u00e1n Vesel\u1ef3, Guilherme Cox, and Abhishek Bhattacharjee. Hardware Translation Coherence for Virtualized Systems. In ISCA 2017."},{"key":"e_1_3_2_1_147_1","volume-title":"Josep Torrellas. BabelFish: Fusing Address Translations for Containers. In ISCA","author":"Skarlatos Dimitrios","year":"2020","unstructured":"Dimitrios Skarlatos , Umur Darbaz , Bhargava Gopireddy , Nam\u00a0Sung Kim , and Josep Torrellas. BabelFish: Fusing Address Translations for Containers. In ISCA 2020 . Dimitrios Skarlatos, Umur Darbaz, Bhargava Gopireddy, Nam\u00a0Sung Kim, and Josep Torrellas. BabelFish: Fusing Address Translations for Containers. In ISCA 2020."},{"key":"e_1_3_2_1_148_1","volume-title":"Boris Grot. PTEMagnet: FIne-graIned Physical Memory Reservation for Faster Page Walks in Public Clouds. In ASPLOS","author":"Margaritov Artemiy","year":"2021","unstructured":"Artemiy Margaritov , Dmitrii Ustiugov , Amna Shahab , and Boris Grot. PTEMagnet: FIne-graIned Physical Memory Reservation for Faster Page Walks in Public Clouds. In ASPLOS 2021 . Artemiy Margaritov, Dmitrii Ustiugov, Amna Shahab, and Boris Grot. PTEMagnet: FIne-graIned Physical Memory Reservation for Faster Page Walks in Public Clouds. In ASPLOS 2021."},{"key":"e_1_3_2_1_149_1","volume-title":"ASPLOS","author":"Panwar Ashish","year":"2021","unstructured":"Ashish Panwar , Reto Achermann , Arkaprava Basu , Abhishek Bhattacharjee , K Gopinath , and Jayneel Gandhi . Fast Local Page-tables for Virtualized Numa Servers with vmitosis . In ASPLOS 2021 . Ashish Panwar, Reto Achermann, Arkaprava Basu, Abhishek Bhattacharjee, K Gopinath, and Jayneel Gandhi. Fast Local Page-tables for Virtualized Numa Servers with vmitosis. In ASPLOS 2021."},{"key":"e_1_3_2_1_150_1","volume-title":"Kaxiras and Alberto Ros. A New Perspective for Efficient Virtual-Cache Coherence. In ISCA","author":"Stefanos","year":"2013","unstructured":"Stefanos Kaxiras and Alberto Ros. A New Perspective for Efficient Virtual-Cache Coherence. In ISCA 2013 . Stefanos Kaxiras and Alberto Ros. A New Perspective for Efficient Virtual-Cache Coherence. In ISCA 2013."},{"key":"e_1_3_2_1_151_1","volume-title":"ISCA","author":"Parasar Mayank","year":"2018","unstructured":"Mayank Parasar , Abhishek Bhattacharjee , and Tushar Krishna . SEESAW : Using Superpages to Improve VIPT Caches . In ISCA 2018 . Mayank Parasar, Abhishek Bhattacharjee, and Tushar Krishna. SEESAW: Using Superpages to Improve VIPT Caches. In ISCA 2018."},{"key":"e_1_3_2_1_152_1","volume-title":"Michael\u00a0M. Swift. Reducing Memory Reference Energy with Opportunistic Virtual Caching. In ISCA","author":"Basu Arkaprava","year":"2012","unstructured":"Arkaprava Basu , Mark\u00a0 D. Hill , and Michael\u00a0M. Swift. Reducing Memory Reference Energy with Opportunistic Virtual Caching. In ISCA 2012 . Arkaprava Basu, Mark\u00a0D. Hill, and Michael\u00a0M. Swift. Reducing Memory Reference Energy with Opportunistic Virtual Caching. In ISCA 2012."},{"key":"e_1_3_2_1_153_1","volume-title":"Virtual-Address Caches Part 1: Problems and Solutions in Uniprocessors","author":"Cekleov Michel","year":"1997","unstructured":"Michel Cekleov and Michel Dubois . Virtual-Address Caches Part 1: Problems and Solutions in Uniprocessors . In IEEE Micro 1997 . Michel Cekleov and Michel Dubois. Virtual-Address Caches Part 1: Problems and Solutions in Uniprocessors. In IEEE Micro 1997."},{"key":"e_1_3_2_1_154_1","volume-title":"Jiang Lin. Enigma: Architectural and Operating System Support for Reducing the Impact of Address Translation. In ICS","author":"Zhang Lixin","year":"2010","unstructured":"Lixin Zhang , Evan Speight , Ram Rajamony , and Jiang Lin. Enigma: Architectural and Operating System Support for Reducing the Impact of Address Translation. In ICS 2010 . Lixin Zhang, Evan Speight, Ram Rajamony, and Jiang Lin. Enigma: Architectural and Operating System Support for Reducing the Impact of Address Translation. In ICS 2010."},{"key":"e_1_3_2_1_155_1","volume-title":"ISCA","author":"Hajinazar Nastaran","year":"2020","unstructured":"Nastaran Hajinazar , Pratyush Patel , Minesh Patel , Konstantinos Kanellopoulos , Saugata Ghose , Rachata Ausavarungnirun , Geraldo\u00a0 F. Oliveira , Jonathan Appavoo , Vivek Seshadri , and Onur Mutlu . The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework . In ISCA 2020 . Nastaran Hajinazar, Pratyush Patel, Minesh Patel, Konstantinos Kanellopoulos, Saugata Ghose, Rachata Ausavarungnirun, Geraldo\u00a0F. Oliveira, Jonathan Appavoo, Vivek Seshadri, and Onur Mutlu. The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework. In ISCA 2020."},{"key":"e_1_3_2_1_156_1","volume-title":"Virtual-Address Caches Part 2: Multiprocessor Issues","author":"Cekleov Michel","year":"1997","unstructured":"Michel Cekleov and Michel Dubois . Virtual-Address Caches Part 2: Multiprocessor Issues . In IEEE Micro 1997 . Michel Cekleov and Michel Dubois. Virtual-Address Caches Part 2: Multiprocessor Issues. In IEEE Micro 1997."},{"key":"e_1_3_2_1_157_1","volume-title":"Goodman. Coherency for Multiprocessor Virtual Address Caches. In ASPLOS","author":"R.","year":"1987","unstructured":"James\u00a0 R. Goodman. Coherency for Multiprocessor Virtual Address Caches. In ASPLOS 1987 . James\u00a0R. Goodman. Coherency for Multiprocessor Virtual Address Caches. In ASPLOS 1987."},{"key":"e_1_3_2_1_158_1","volume-title":"ISCA","author":"Wang H.","year":"1989","unstructured":"W.\u00a0 H. Wang , J.-L. Baer , and H.\u00a0 M. Levy . Organization and Performance of a Two-Level Virtual-Real Cache Hierarchy . In ISCA 1989 . W.\u00a0H. Wang, J.-L. Baer, and H.\u00a0M. Levy. Organization and Performance of a Two-Level Virtual-Real Cache Hierarchy. In ISCA 1989."},{"key":"e_1_3_2_1_159_1","volume-title":"Wheeler and Brian\u00a0N. Bershad. Consistency Management for Virtually Indexed Caches. In ASPLOS","author":"Bob","year":"1992","unstructured":"Bob Wheeler and Brian\u00a0N. Bershad. Consistency Management for Virtually Indexed Caches. In ASPLOS 1992 . Bob Wheeler and Brian\u00a0N. Bershad. Consistency Management for Virtually Indexed Caches. In ASPLOS 1992."}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","location":"Toronto ON Canada","acronym":"MICRO '23","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3623789","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3623789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:30Z","timestamp":1750178190000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3623789"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":156,"alternative-id":["10.1145\/3613424.3623789","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3623789","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}