{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:08:54Z","timestamp":1750219734543,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2023,10,28]],"date-time":"2023-10-28T00:00:00Z","timestamp":1698451200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF (National Science Foundation)","doi-asserted-by":"publisher","award":["1956032"],"award-info":[{"award-number":["1956032"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,28]]},"DOI":"10.1145\/3613424.3623796","type":"proceedings-article","created":{"date-parts":[[2023,12,8]],"date-time":"2023-12-08T17:22:15Z","timestamp":1702056135000},"page":"856-870","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Hardware Support for Constant-Time Programming"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-0284-3949","authenticated-orcid":false,"given":"Yuanqing","family":"Miao","sequence":"first","affiliation":[{"name":"The Pennsylvania State University, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9940-9951","authenticated-orcid":false,"given":"Mahmut Taylan","family":"Kandemir","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1942-6872","authenticated-orcid":false,"given":"Danfeng","family":"Zhang","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, United States of America and Duke University, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7220-8571","authenticated-orcid":false,"given":"Yingtian","family":"Zhang","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6109-6091","authenticated-orcid":false,"given":"Gang","family":"Tan","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, United States of America"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0741-5511","authenticated-orcid":false,"given":"Dinghao","family":"Wu","sequence":"additional","affiliation":[{"name":"The Pennsylvania State University, United States of America"}]}],"member":"320","published-online":{"date-parts":[[2023,12,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n. d.]. Cachegrind: a cache and branch-prediction profiler. https:\/\/valgrind.org\/docs\/manual\/cg-manual.html.  [n. d.]. Cachegrind: a cache and branch-prediction profiler. https:\/\/valgrind.org\/docs\/manual\/cg-manual.html."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_15"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480093"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00066"},{"key":"e_1_3_2_1_5_1","unstructured":"Daniel\u00a0J Bernstein. 2005. Cache-timing attacks on AES. (2005).  Daniel\u00a0J Bernstein. 2005. Cache-timing attacks on AES. (2005)."},{"key":"e_1_3_2_1_6_1","volume-title":"The gem5 simulator. ACM SIGARCH computer architecture news 39, 2","author":"Binkert Nathan","year":"2011","unstructured":"Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven\u00a0 K Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek\u00a0 R Hower , Tushar Krishna , Somayeh Sardashti , 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 ( 2011 ), 1\u20137. Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven\u00a0K Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek\u00a0R Hower, Tushar Krishna, Somayeh Sardashti, 2011. The gem5 simulator. ACM SIGARCH computer architecture news 39, 2 (2011), 1\u20137."},{"key":"e_1_3_2_1_7_1","volume-title":"European Symposium on Research in Computer Security. Springer, 505\u2013522","author":"Blanton Marina","year":"2012","unstructured":"Marina Blanton , Mikhail\u00a0 J Atallah , Keith\u00a0 B Frikken , and Qutaibah Malluhi . 2012 . Secure and efficient outsourcing of sequence comparisons . In European Symposium on Research in Computer Security. Springer, 505\u2013522 . Marina Blanton, Mikhail\u00a0J Atallah, Keith\u00a0B Frikken, and Qutaibah Malluhi. 2012. Secure and efficient outsourcing of sequence comparisons. In European Symposium on Research in Computer Security. Springer, 505\u2013522."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2484313.2484341"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3460120.3484583"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314605"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507747"},{"key":"e_1_3_2_1_12_1","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 972\u2013984","author":"Dutta Sankha\u00a0Baran","year":"2021","unstructured":"Sankha\u00a0Baran Dutta , Hoda Naghibijouybari , Nael Abu-Ghazaleh , Andres Marquez , and Kevin Barker . 2021 . Leaky buddies: Cross-component covert channels on integrated cpu-gpu systems . In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 972\u2013984 . Sankha\u00a0Baran Dutta, Hoda Naghibijouybari, Nael Abu-Ghazaleh, Andres Marquez, and Kevin Barker. 2021. Leaky buddies: Cross-component covert channels on integrated cpu-gpu systems. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 972\u2013984."},{"key":"e_1_3_2_1_13_1","volume-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 382\u2013393","author":"Ferraiuolo Andrew","year":"2016","unstructured":"Andrew Ferraiuolo , Yao Wang , Danfeng Zhang , Andrew\u00a0 C Myers , and G\u00a0Edward Suh . 2016 . Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller . In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 382\u2013393 . Andrew Ferraiuolo, Yao Wang, Danfeng Zhang, Andrew\u00a0C Myers, and G\u00a0Edward Suh. 2016. Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 382\u2013393."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14423-3_13"},{"key":"e_1_3_2_1_15_1","volume-title":"A Stealthier Last-Level Cache Attack. CoRR abs\/1511.04594","author":"Gruss Daniel","year":"2015","unstructured":"Daniel Gruss , Cl\u00e9mentine Maurice , and Klaus Wagner . 2015. Flush+Flush : A Stealthier Last-Level Cache Attack. CoRR abs\/1511.04594 ( 2015 ). arXiv:1511.04594http:\/\/arxiv.org\/abs\/1511.04594 Daniel Gruss, Cl\u00e9mentine Maurice, and Klaus Wagner. 2015. Flush+Flush: A Stealthier Last-Level Cache Attack. CoRR abs\/1511.04594 (2015). arXiv:1511.04594http:\/\/arxiv.org\/abs\/1511.04594"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446081"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.19"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 21th USENIX Security Symposium","author":"Kim Taesoo","year":"2012","unstructured":"Taesoo Kim , Marcus Peinado , and Gloria Mainar-Ruiz . 2012 . STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud . In Proceedings of the 21th USENIX Security Symposium , Bellevue, WA, USA , August 8-10, 2012, Tadayoshi Kohno (Ed.). USENIX Association, 189\u2013204. https:\/\/www.usenix.org\/conference\/usenixsecurity12\/technical-sessions\/presentation\/kim Taesoo Kim, Marcus Peinado, and Gloria Mainar-Ruiz. 2012. STEALTHMEM: System-Level Protection Against Cache-Based Side Channel Attacks in the Cloud. In Proceedings of the 21th USENIX Security Symposium, Bellevue, WA, USA, August 8-10, 2012, Tadayoshi Kohno (Ed.). USENIX Association, 189\u2013204. https:\/\/www.usenix.org\/conference\/usenixsecurity12\/technical-sessions\/presentation\/kim"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798277"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694385"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516692"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-76953-0_2"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_28_1","volume-title":"30th USENIX Security Symposium, USENIX Security 2021","author":"Paccagnella Riccardo","year":"2021","unstructured":"Riccardo Paccagnella , Licheng Luo , and Christopher\u00a0 W. Fletcher . 2021 . Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical . In 30th USENIX Security Symposium, USENIX Security 2021 , August 11-13, 2021, Michael Bailey and Rachel Greenstadt (Eds.). USENIX Association, 645\u2013662. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/paccagnella Riccardo Paccagnella, Licheng Luo, and Christopher\u00a0W. Fletcher. 2021. Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical. In 30th USENIX Security Symposium, USENIX Security 2021, August 11-13, 2021, Michael Bailey and Rachel Greenstadt (Eds.). USENIX Association, 645\u2013662. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/paccagnella"},{"key":"e_1_3_2_1_29_1","volume-title":"Partitioned cache architecture as a side-channel defence mechanism. Cryptology ePrint Archive","author":"Page Dan","year":"2005","unstructured":"Dan Page . 2005. Partitioned cache architecture as a side-channel defence mechanism. Cryptology ePrint Archive ( 2005 ). Dan Page. 2005. Partitioned cache architecture as a side-channel defence mechanism. Cryptology ePrint Archive (2005)."},{"key":"e_1_3_2_1_30_1","unstructured":"Colin Percival. 2005. Cache missing for fun and profit.  Colin Percival. 2005. Cache missing for fun and profit."},{"key":"e_1_3_2_1_31_1","volume-title":"DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium, USENIX Security 16","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl , Daniel Gruss , Cl\u00e9mentine Maurice , Michael Schwarz , and Stefan Mangard . 2016 . DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium, USENIX Security 16 , Austin, TX, USA , August 10-12, 2016, Thorsten Holz and Stefan Savage (Eds.). USENIX Association, 565\u2013581. https:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/pessl Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks. In 25th USENIX Security Symposium, USENIX Security 16, Austin, TX, USA, August 10-12, 2016, Thorsten Holz and Stefan Savage (Eds.). USENIX Association, 565\u2013581. https:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/pessl"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_3_2_1_34_1","volume-title":"24th USENIX Security Symposium, USENIX Security 15","author":"Rane Ashay","year":"2015","unstructured":"Ashay Rane , Calvin Lin , and Mohit Tiwari . 2015 . Raccoon: Closing Digital Side-Channels through Obfuscated Execution . In 24th USENIX Security Symposium, USENIX Security 15 , Washington, D.C., USA , August 12-14, 2015, Jaeyeon Jung and Thorsten Holz (Eds.). USENIX Association, 431\u2013446. https:\/\/www.usenix.org\/conference\/usenixsecurity15\/technical-sessions\/presentation\/rane Ashay Rane, Calvin Lin, and Mohit Tiwari. 2015. Raccoon: Closing Digital Side-Channels through Obfuscated Execution. In 24th USENIX Security Symposium, USENIX Security 15, Washington, D.C., USA, August 12-14, 2015, Jaeyeon Jung and Thorsten Holz (Eds.). USENIX Association, 431\u2013446. https:\/\/www.usenix.org\/conference\/usenixsecurity15\/technical-sessions\/presentation\/rane"},{"key":"e_1_3_2_1_35_1","volume-title":"IFIP International Workshop on Software Technolgies for Embedded and Ubiquitous Systems. Springer, 180\u2013191","author":"Schoeberl Martin","year":"2009","unstructured":"Martin Schoeberl , Wolfgang Puffitsch , and Benedikt Huber . 2009 . Towards time-predictable data caches for chip-multiprocessors . In IFIP International Workshop on Software Technolgies for Embedded and Ubiquitous Systems. Springer, 180\u2013191 . Martin Schoeberl, Wolfgang Puffitsch, and Benedikt Huber. 2009. Towards time-predictable data caches for chip-multiprocessors. In IFIP International Workshop on Software Technolgies for Embedded and Ubiquitous Systems. Springer, 180\u2013191."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830795"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370305"},{"key":"e_1_3_2_1_38_1","volume-title":"2021 IEEE Symposium on Security and Privacy (SP). IEEE, 955\u2013969","author":"Song Wei","year":"2021","unstructured":"Wei Song , Boya Li , Zihan Xue , Zhenzhen Li , Wenhao Wang , and Peng Liu . 2021 . Randomized last-level caches are still vulnerable to cache side-channel attacks! But we can fix it . In 2021 IEEE Symposium on Security and Privacy (SP). IEEE, 955\u2013969 . Wei Song, Boya Li, Zihan Xue, Zhenzhen Li, Wenhao Wang, and Peng Liu. 2021. Randomized last-level caches are still vulnerable to cache side-channel attacks! But we can fix it. In 2021 IEEE Symposium on Security and Privacy (SP). IEEE, 955\u2013969."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177872"},{"key":"e_1_3_2_1_40_1","volume-title":"2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 347\u2013360","author":"Rodrigo\u00a0Sanchez Vicarte Jose","year":"2021","unstructured":"Jose Rodrigo\u00a0Sanchez Vicarte , Pradyumna Shome , Nandeeka Nayak , Caroline Trippel , Adam Morrison , David Kohlbrenner , and Christopher\u00a0 W Fletcher . 2021 . Opening pandora\u2019s box: A systematic study of new ways microarchitecture can leak private data . In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 347\u2013360 . Jose Rodrigo\u00a0Sanchez Vicarte, Pradyumna Shome, Nandeeka Nayak, Caroline Trippel, Adam Morrison, David Kohlbrenner, and Christopher\u00a0W Fletcher. 2021. Opening pandora\u2019s box: A systematic study of new ways microarchitecture can leak private data. In 2021 ACM\/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 347\u2013360."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833794"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835934"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.24"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485972"},{"key":"e_1_3_2_1_46_1","volume-title":"DATA - Differential Address Trace Analysis: Finding Address-based Side-Channels in Binaries. In 27th USENIX Security Symposium, USENIX Security 2018","author":"Weiser Samuel","year":"2018","unstructured":"Samuel Weiser , Andreas Zankl , Raphael Spreitzer , Katja Miller , Stefan Mangard , and Georg Sigl . 2018 . DATA - Differential Address Trace Analysis: Finding Address-based Side-Channels in Binaries. In 27th USENIX Security Symposium, USENIX Security 2018 , Baltimore, MD, USA , August 15-17, 2018, William Enck and Adrienne\u00a0Porter Felt (Eds.). USENIX Association, 603\u2013620. https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/weiser Samuel Weiser, Andreas Zankl, Raphael Spreitzer, Katja Miller, Stefan Mangard, and Georg Sigl. 2018. DATA - Differential Address Trace Analysis: Finding Address-based Side-Channels in Binaries. In 27th USENIX Security Symposium, USENIX Security 2018, Baltimore, MD, USA, August 15-17, 2018, William Enck and Adrienne\u00a0Porter Felt (Eds.). USENIX Association, 603\u2013620. https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/weiser"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3213846.3213851"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330389"},{"key":"e_1_3_2_1_49_1","volume-title":"2019 IEEE Symposium on Security and Privacy (SP). IEEE, 888\u2013904","author":"Yan Mengjia","year":"2019","unstructured":"Mengjia Yan , Read Sprabery , Bhargava Gopireddy , Christopher Fletcher , Roy Campbell , and Josep Torrellas . 2019 . Attack directories, not caches: Side channel attacks in a non-inclusive world . In 2019 IEEE Symposium on Security and Privacy (SP). IEEE, 888\u2013904 . Mengjia Yan, Read Sprabery, Bhargava Gopireddy, Christopher Fletcher, Roy Campbell, and Josep Torrellas. 2019. Attack directories, not caches: Side channel attacks in a non-inclusive world. In 2019 IEEE Symposium on Security and Privacy (SP). IEEE, 888\u2013904."},{"key":"e_1_3_2_1_50_1","volume-title":"Mapping the Intel last-level cache. Cryptology ePrint Archive","author":"Yarom Yuval","year":"2015","unstructured":"Yuval Yarom , Qian Ge , Fangfei Liu , Ruby\u00a0 B Lee , and Gernot Heiser . 2015. Mapping the Intel last-level cache. Cryptology ePrint Archive ( 2015 ). Yuval Yarom, Qian Ge, Fangfei Liu, Ruby\u00a0B Lee, and Gernot Heiser. 2015. Mapping the Intel last-level cache. Cryptology ePrint Archive (2015)."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_17"},{"key":"e_1_3_2_1_52_1","volume-title":"Data oblivious ISA extensions for side channel-resistant and high performance computing. Cryptology ePrint Archive","author":"Yu Jiyong","year":"2018","unstructured":"Jiyong Yu , Lucas Hsiung , Mohamad El\u00a0Hajj , and Christopher\u00a0 W Fletcher . 2018. Data oblivious ISA extensions for side channel-resistant and high performance computing. Cryptology ePrint Archive ( 2018 ). Jiyong Yu, Lucas Hsiung, Mohamad El\u00a0Hajj, and Christopher\u00a0W Fletcher. 2018. Data oblivious ISA extensions for side channel-resistant and high performance computing. Cryptology ePrint Archive (2018)."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.36"}],"event":{"name":"MICRO '23: 56th Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Toronto ON Canada","acronym":"MICRO '23"},"container-title":["56th Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3623796","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3623796","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3613424.3623796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T16:36:30Z","timestamp":1750178190000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3613424.3623796"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,28]]},"references-count":53,"alternative-id":["10.1145\/3613424.3623796","10.1145\/3613424"],"URL":"https:\/\/doi.org\/10.1145\/3613424.3623796","relation":{},"subject":[],"published":{"date-parts":[[2023,10,28]]},"assertion":[{"value":"2023-12-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}